10-315-MHz cascaded hybrid phase-locked loop for pixel clock generation

Minyoung Song, Young Ho Kwak, Sunghoon Ahn, Hojin Park, Chulwoo Kim

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A cascaded hybrid phase-locked loop (PLL) fabricated in a 65-nm CMOS process consumes 21 mW and occupies 0.4 mm2. An all-digital PLL (ADPLL) with piecewise linear calibrated hierarchical time-to-digital converter is proposed to achieve a wide operation range, and a charge-pump PLL (CPPLL) with an auxiliary (AUX) charge-pump for low current mismatch is cascaded to filter out the ADPLL output noise. The ADPLL achieves low long-term jitter regardless of the leakage current, and the CPPLL realizes low short-term jitter using a self-biased technique and the AUX charge pump. A phase-selectable divider is also proposed to divide the clock frequency while keeping the relative phase difference constant. The measured peak-to-peak short-term and long-term jitters at an output frequency of 315 MHz are 40 and 70p s pp , respectively, with a multiplication factor of 1024.

Original languageEnglish
Article number6380633
Pages (from-to)2080-2093
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume21
Issue number11
DOIs
Publication statusPublished - 2013 Oct 7

Fingerprint

Phase locked loops
Clocks
Pixels
Jitter
Pumps
Leakage currents

Keywords

  • All-digital phase-locked loop
  • jitter reduction
  • pixel clock generation
  • time-to-digital converter

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

10-315-MHz cascaded hybrid phase-locked loop for pixel clock generation. / Song, Minyoung; Kwak, Young Ho; Ahn, Sunghoon; Park, Hojin; Kim, Chulwoo.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 11, 6380633, 07.10.2013, p. 2080-2093.

Research output: Contribution to journalArticle

Song, Minyoung ; Kwak, Young Ho ; Ahn, Sunghoon ; Park, Hojin ; Kim, Chulwoo. / 10-315-MHz cascaded hybrid phase-locked loop for pixel clock generation. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013 ; Vol. 21, No. 11. pp. 2080-2093.
@article{7782bee1fd4545de93af4c4f20c058f8,
title = "10-315-MHz cascaded hybrid phase-locked loop for pixel clock generation",
abstract = "A cascaded hybrid phase-locked loop (PLL) fabricated in a 65-nm CMOS process consumes 21 mW and occupies 0.4 mm2. An all-digital PLL (ADPLL) with piecewise linear calibrated hierarchical time-to-digital converter is proposed to achieve a wide operation range, and a charge-pump PLL (CPPLL) with an auxiliary (AUX) charge-pump for low current mismatch is cascaded to filter out the ADPLL output noise. The ADPLL achieves low long-term jitter regardless of the leakage current, and the CPPLL realizes low short-term jitter using a self-biased technique and the AUX charge pump. A phase-selectable divider is also proposed to divide the clock frequency while keeping the relative phase difference constant. The measured peak-to-peak short-term and long-term jitters at an output frequency of 315 MHz are 40 and 70p s pp , respectively, with a multiplication factor of 1024.",
keywords = "All-digital phase-locked loop, jitter reduction, pixel clock generation, time-to-digital converter",
author = "Minyoung Song and Kwak, {Young Ho} and Sunghoon Ahn and Hojin Park and Chulwoo Kim",
year = "2013",
month = "10",
day = "7",
doi = "10.1109/TVLSI.2012.2227068",
language = "English",
volume = "21",
pages = "2080--2093",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - 10-315-MHz cascaded hybrid phase-locked loop for pixel clock generation

AU - Song, Minyoung

AU - Kwak, Young Ho

AU - Ahn, Sunghoon

AU - Park, Hojin

AU - Kim, Chulwoo

PY - 2013/10/7

Y1 - 2013/10/7

N2 - A cascaded hybrid phase-locked loop (PLL) fabricated in a 65-nm CMOS process consumes 21 mW and occupies 0.4 mm2. An all-digital PLL (ADPLL) with piecewise linear calibrated hierarchical time-to-digital converter is proposed to achieve a wide operation range, and a charge-pump PLL (CPPLL) with an auxiliary (AUX) charge-pump for low current mismatch is cascaded to filter out the ADPLL output noise. The ADPLL achieves low long-term jitter regardless of the leakage current, and the CPPLL realizes low short-term jitter using a self-biased technique and the AUX charge pump. A phase-selectable divider is also proposed to divide the clock frequency while keeping the relative phase difference constant. The measured peak-to-peak short-term and long-term jitters at an output frequency of 315 MHz are 40 and 70p s pp , respectively, with a multiplication factor of 1024.

AB - A cascaded hybrid phase-locked loop (PLL) fabricated in a 65-nm CMOS process consumes 21 mW and occupies 0.4 mm2. An all-digital PLL (ADPLL) with piecewise linear calibrated hierarchical time-to-digital converter is proposed to achieve a wide operation range, and a charge-pump PLL (CPPLL) with an auxiliary (AUX) charge-pump for low current mismatch is cascaded to filter out the ADPLL output noise. The ADPLL achieves low long-term jitter regardless of the leakage current, and the CPPLL realizes low short-term jitter using a self-biased technique and the AUX charge pump. A phase-selectable divider is also proposed to divide the clock frequency while keeping the relative phase difference constant. The measured peak-to-peak short-term and long-term jitters at an output frequency of 315 MHz are 40 and 70p s pp , respectively, with a multiplication factor of 1024.

KW - All-digital phase-locked loop

KW - jitter reduction

KW - pixel clock generation

KW - time-to-digital converter

UR - http://www.scopus.com/inward/record.url?scp=84884881922&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84884881922&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2012.2227068

DO - 10.1109/TVLSI.2012.2227068

M3 - Article

AN - SCOPUS:84884881922

VL - 21

SP - 2080

EP - 2093

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 11

M1 - 6380633

ER -