10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step

Moo Young Kim, Jinwoo Kim, Tagjong Lee, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A 31mW, 10-bit lOOMS/s pipelined ADC has been developed. The proposed ADC achieves low power consumption, high noise immunity, and small area by employing a new opamp sharing technique that switches the summing node in an MDAC and a current source with a PVT condition detector. The ADC shows a DNL of less than 0.48 LSB and an INL of less than 0.95 LSB. Also, a SNDR of 56.2dB is measured with a 1MHz input frequency. It has been implemented in a 0.18um CMOS process and it occupies 1.6 × 0.8 mm2 of active area.

Original languageEnglish
Title of host publicationProceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
Pages65-68
Number of pages4
DOIs
Publication statusPublished - 2008 Dec 1
Event2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 - Fukuoka, Japan
Duration: 2008 Nov 32008 Nov 5

Other

Other2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008
CountryJapan
CityFukuoka
Period08/11/308/11/5

Fingerprint

Operational amplifiers
Electric power utilization
Switches
Detectors

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, M. Y., Kim, J., Lee, T., & Kim, C. (2008). 10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step. In Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008 (pp. 65-68). [4708730] https://doi.org/10.1109/ASSCC.2008.4708730

10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step. / Kim, Moo Young; Kim, Jinwoo; Lee, Tagjong; Kim, Chulwoo.

Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008. 2008. p. 65-68 4708730.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, MY, Kim, J, Lee, T & Kim, C 2008, 10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step. in Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008., 4708730, pp. 65-68, 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008, Fukuoka, Japan, 08/11/3. https://doi.org/10.1109/ASSCC.2008.4708730
Kim MY, Kim J, Lee T, Kim C. 10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step. In Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008. 2008. p. 65-68. 4708730 https://doi.org/10.1109/ASSCC.2008.4708730
Kim, Moo Young ; Kim, Jinwoo ; Lee, Tagjong ; Kim, Chulwoo. / 10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step. Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008. 2008. pp. 65-68
@inproceedings{a07201a01aa84821a350b84301820d9f,
title = "10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step",
abstract = "A 31mW, 10-bit lOOMS/s pipelined ADC has been developed. The proposed ADC achieves low power consumption, high noise immunity, and small area by employing a new opamp sharing technique that switches the summing node in an MDAC and a current source with a PVT condition detector. The ADC shows a DNL of less than 0.48 LSB and an INL of less than 0.95 LSB. Also, a SNDR of 56.2dB is measured with a 1MHz input frequency. It has been implemented in a 0.18um CMOS process and it occupies 1.6 × 0.8 mm2 of active area.",
author = "Kim, {Moo Young} and Jinwoo Kim and Tagjong Lee and Chulwoo Kim",
year = "2008",
month = "12",
day = "1",
doi = "10.1109/ASSCC.2008.4708730",
language = "English",
isbn = "9781424426058",
pages = "65--68",
booktitle = "Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008",

}

TY - GEN

T1 - 10-bit 100MS/s CMOS Pipelined A/D converter with 0.59pJ/conversion-step

AU - Kim, Moo Young

AU - Kim, Jinwoo

AU - Lee, Tagjong

AU - Kim, Chulwoo

PY - 2008/12/1

Y1 - 2008/12/1

N2 - A 31mW, 10-bit lOOMS/s pipelined ADC has been developed. The proposed ADC achieves low power consumption, high noise immunity, and small area by employing a new opamp sharing technique that switches the summing node in an MDAC and a current source with a PVT condition detector. The ADC shows a DNL of less than 0.48 LSB and an INL of less than 0.95 LSB. Also, a SNDR of 56.2dB is measured with a 1MHz input frequency. It has been implemented in a 0.18um CMOS process and it occupies 1.6 × 0.8 mm2 of active area.

AB - A 31mW, 10-bit lOOMS/s pipelined ADC has been developed. The proposed ADC achieves low power consumption, high noise immunity, and small area by employing a new opamp sharing technique that switches the summing node in an MDAC and a current source with a PVT condition detector. The ADC shows a DNL of less than 0.48 LSB and an INL of less than 0.95 LSB. Also, a SNDR of 56.2dB is measured with a 1MHz input frequency. It has been implemented in a 0.18um CMOS process and it occupies 1.6 × 0.8 mm2 of active area.

UR - http://www.scopus.com/inward/record.url?scp=67649980258&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649980258&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2008.4708730

DO - 10.1109/ASSCC.2008.4708730

M3 - Conference contribution

SN - 9781424426058

SP - 65

EP - 68

BT - Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

ER -