1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers

Soon Seob Lee, Seong Ho Yoon, Bo Eun Kim, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a 1.8 GHz CMOS frequency synthesizer with high-speed on-chip VCO for PCS (Personal Communication System) receiver. The proposed 4-stage ring VCO is designed to minimize loading effects, and it generates I and Q signals up to 1.865 GHz. Synthesizer realized with 0.6 μm CMOS technology is tested and compared to the conventional scheme. The jitter of the synthesizer is 24 psec(rms), and phase noise is -48.15 dBc/30 kHz at 885 kHz offset from 1.834 GHz carrier frequency.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Conference on Consumer Electronics
Editors Anon
PublisherIEEE
Pages164-165
Number of pages2
Publication statusPublished - 1998
EventProceedings of the 1998 17th Conference on Consumer Electronics - Los Angeles, CA, USA
Duration: 1998 Jun 21998 Jun 4

Other

OtherProceedings of the 1998 17th Conference on Consumer Electronics
CityLos Angeles, CA, USA
Period98/6/298/6/4

Fingerprint

Frequency synthesizers
Personal communication systems
Variable frequency oscillators
Phase noise
Jitter

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering

Cite this

Lee, S. S., Yoon, S. H., Kim, B. E., & Kim, S-W. (1998). 1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers. In Anon (Ed.), Digest of Technical Papers - IEEE International Conference on Consumer Electronics (pp. 164-165). IEEE.

1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers. / Lee, Soon Seob; Yoon, Seong Ho; Kim, Bo Eun; Kim, Soo-Won.

Digest of Technical Papers - IEEE International Conference on Consumer Electronics. ed. / Anon. IEEE, 1998. p. 164-165.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lee, SS, Yoon, SH, Kim, BE & Kim, S-W 1998, 1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers. in Anon (ed.), Digest of Technical Papers - IEEE International Conference on Consumer Electronics. IEEE, pp. 164-165, Proceedings of the 1998 17th Conference on Consumer Electronics, Los Angeles, CA, USA, 98/6/2.
Lee SS, Yoon SH, Kim BE, Kim S-W. 1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers. In Anon, editor, Digest of Technical Papers - IEEE International Conference on Consumer Electronics. IEEE. 1998. p. 164-165
Lee, Soon Seob ; Yoon, Seong Ho ; Kim, Bo Eun ; Kim, Soo-Won. / 1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers. Digest of Technical Papers - IEEE International Conference on Consumer Electronics. editor / Anon. IEEE, 1998. pp. 164-165
@inproceedings{54e57507e571472ab8a94aaba7e20dd5,
title = "1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers",
abstract = "This paper presents a 1.8 GHz CMOS frequency synthesizer with high-speed on-chip VCO for PCS (Personal Communication System) receiver. The proposed 4-stage ring VCO is designed to minimize loading effects, and it generates I and Q signals up to 1.865 GHz. Synthesizer realized with 0.6 μm CMOS technology is tested and compared to the conventional scheme. The jitter of the synthesizer is 24 psec(rms), and phase noise is -48.15 dBc/30 kHz at 885 kHz offset from 1.834 GHz carrier frequency.",
author = "Lee, {Soon Seob} and Yoon, {Seong Ho} and Kim, {Bo Eun} and Soo-Won Kim",
year = "1998",
language = "English",
pages = "164--165",
editor = "Anon",
booktitle = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",
publisher = "IEEE",

}

TY - GEN

T1 - 1.8 GHz CMOS frequency synthesizer with high-speed VCO for PCS receivers

AU - Lee, Soon Seob

AU - Yoon, Seong Ho

AU - Kim, Bo Eun

AU - Kim, Soo-Won

PY - 1998

Y1 - 1998

N2 - This paper presents a 1.8 GHz CMOS frequency synthesizer with high-speed on-chip VCO for PCS (Personal Communication System) receiver. The proposed 4-stage ring VCO is designed to minimize loading effects, and it generates I and Q signals up to 1.865 GHz. Synthesizer realized with 0.6 μm CMOS technology is tested and compared to the conventional scheme. The jitter of the synthesizer is 24 psec(rms), and phase noise is -48.15 dBc/30 kHz at 885 kHz offset from 1.834 GHz carrier frequency.

AB - This paper presents a 1.8 GHz CMOS frequency synthesizer with high-speed on-chip VCO for PCS (Personal Communication System) receiver. The proposed 4-stage ring VCO is designed to minimize loading effects, and it generates I and Q signals up to 1.865 GHz. Synthesizer realized with 0.6 μm CMOS technology is tested and compared to the conventional scheme. The jitter of the synthesizer is 24 psec(rms), and phase noise is -48.15 dBc/30 kHz at 885 kHz offset from 1.834 GHz carrier frequency.

UR - http://www.scopus.com/inward/record.url?scp=0031625774&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031625774&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0031625774

SP - 164

EP - 165

BT - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

A2 - Anon, null

PB - IEEE

ER -