1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces

Junyoung Song, Hyun Woo Lee, Jayoung Kim, Sewook Hwang, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

Performance improvements in mobile devices with multi-cores and enhanced graphics quality requires higher memory bandwidth. Consequently, the design of I/O becomes a crucial issue [1]. In the LPDDR interface, a ground-terminated interface is used for a low-noise termination voltage (V<inf>ss</inf>) and small I/O capacitance (C<inf>IO</inf>) [2,3]. Even through noise margins and power efficiency are enhanced by ground termination, to compensate channel loss, the I/O is still the most power-hungry block. The pre-emphasized output driver and DFE are widely used to remove ISI and maximize read/write margins. However, multiple-taps in the output driver and the DFE are required to cover the channel loss, and they degrade the power efficiency of the I/O and occupy a large area.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages320-321
Number of pages2
Volume58
ISBN (Print)9781479962235
DOIs
Publication statusPublished - 2015 Mar 17
Event2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers - San Francisco, United States
Duration: 2015 Feb 222015 Feb 26

Other

Other2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers
CountryUnited States
CitySan Francisco
Period15/2/2215/2/26

Fingerprint

Decision feedback equalizers
Transceivers
Mobile devices
Capacitance
Bandwidth
Data storage equipment
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Song, J., Lee, H. W., Kim, J., Hwang, S., & Kim, C. (2015). 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 58, pp. 320-321). [7063055] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2015.7063055

1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces. / Song, Junyoung; Lee, Hyun Woo; Kim, Jayoung; Hwang, Sewook; Kim, Chulwoo.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 58 Institute of Electrical and Electronics Engineers Inc., 2015. p. 320-321 7063055.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Song, J, Lee, HW, Kim, J, Hwang, S & Kim, C 2015, 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 58, 7063055, Institute of Electrical and Electronics Engineers Inc., pp. 320-321, 2015 62nd IEEE International Solid-State Circuits Conference, ISSCC 2015 - Digest of Technical Papers, San Francisco, United States, 15/2/22. https://doi.org/10.1109/ISSCC.2015.7063055
Song J, Lee HW, Kim J, Hwang S, Kim C. 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 58. Institute of Electrical and Electronics Engineers Inc. 2015. p. 320-321. 7063055 https://doi.org/10.1109/ISSCC.2015.7063055
Song, Junyoung ; Lee, Hyun Woo ; Kim, Jayoung ; Hwang, Sewook ; Kim, Chulwoo. / 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 58 Institute of Electrical and Electronics Engineers Inc., 2015. pp. 320-321
@inproceedings{c2710a8e581e4d0eb89258e5782d08e6,
title = "1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces",
abstract = "Performance improvements in mobile devices with multi-cores and enhanced graphics quality requires higher memory bandwidth. Consequently, the design of I/O becomes a crucial issue [1]. In the LPDDR interface, a ground-terminated interface is used for a low-noise termination voltage (Vss) and small I/O capacitance (CIO) [2,3]. Even through noise margins and power efficiency are enhanced by ground termination, to compensate channel loss, the I/O is still the most power-hungry block. The pre-emphasized output driver and DFE are widely used to remove ISI and maximize read/write margins. However, multiple-taps in the output driver and the DFE are required to cover the channel loss, and they degrade the power efficiency of the I/O and occupy a large area.",
author = "Junyoung Song and Lee, {Hyun Woo} and Jayoung Kim and Sewook Hwang and Chulwoo Kim",
year = "2015",
month = "3",
day = "17",
doi = "10.1109/ISSCC.2015.7063055",
language = "English",
isbn = "9781479962235",
volume = "58",
pages = "320--321",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - 1V 10Gb/s/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces

AU - Song, Junyoung

AU - Lee, Hyun Woo

AU - Kim, Jayoung

AU - Hwang, Sewook

AU - Kim, Chulwoo

PY - 2015/3/17

Y1 - 2015/3/17

N2 - Performance improvements in mobile devices with multi-cores and enhanced graphics quality requires higher memory bandwidth. Consequently, the design of I/O becomes a crucial issue [1]. In the LPDDR interface, a ground-terminated interface is used for a low-noise termination voltage (Vss) and small I/O capacitance (CIO) [2,3]. Even through noise margins and power efficiency are enhanced by ground termination, to compensate channel loss, the I/O is still the most power-hungry block. The pre-emphasized output driver and DFE are widely used to remove ISI and maximize read/write margins. However, multiple-taps in the output driver and the DFE are required to cover the channel loss, and they degrade the power efficiency of the I/O and occupy a large area.

AB - Performance improvements in mobile devices with multi-cores and enhanced graphics quality requires higher memory bandwidth. Consequently, the design of I/O becomes a crucial issue [1]. In the LPDDR interface, a ground-terminated interface is used for a low-noise termination voltage (Vss) and small I/O capacitance (CIO) [2,3]. Even through noise margins and power efficiency are enhanced by ground termination, to compensate channel loss, the I/O is still the most power-hungry block. The pre-emphasized output driver and DFE are widely used to remove ISI and maximize read/write margins. However, multiple-taps in the output driver and the DFE are required to cover the channel loss, and they degrade the power efficiency of the I/O and occupy a large area.

UR - http://www.scopus.com/inward/record.url?scp=84940772749&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84940772749&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2015.7063055

DO - 10.1109/ISSCC.2015.7063055

M3 - Conference contribution

SN - 9781479962235

VL - 58

SP - 320

EP - 321

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -