21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS

Taegeun Yoo, Yun Hwan Jung, Hong Chang Yeoh, Yong Sin Kim, Sung Mo Kang, Kwang Hyun Baek

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

Direct-digital frequency synthesizers (DDFSs) have been employed in many frequency-agile communication systems because of their wide bandwidth, fine frequency resolution, and fast frequency-hopping characteristics. Recent developments in DDFSs are towards enhancing performances through reduction of both complexity and power consumption [1-3]. The segmented nonlinear DAC (NLDAC) structures in [1,2] require additional coarse phase information for fine amplitude decoding with a complex decoder. Moreover, the quarter-sine-wave technique incorporated into the segmented NLDACs in [1,2] degrades spectral purity due to the need of the MSB shift DAC that introduces additional offset. Another scheme in [3] reduces complexity and power consumption by replacing the digital-based phase-to-amplitude converter with an analog-based converter, resulting in limited spectral purity. Unlike previous schemes, this work presents comprehensive enhancements in all key areas of a DDFS, the pipelined phase accumulator (PACC), digital decoder, and NLDAC as shown in Fig. 21.3.1. First, the low-power PACC with multi-level momentarily activated bias (M 2AB) is presented to reduce power dissipation. Second, the coarse phase-based consecutive fine-amplitude grouping (C2FAG) scheme reduces the hardware complexity and the power consumption in digital decoder circuits. Third, the mixed-wave conversion topology (MCT) in the NLDAC improves the output spectral purity.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Pages364-365
Number of pages2
Volume57
DOIs
Publication statusPublished - 2014 Apr 14
Externally publishedYes
Event2014 61st IEEE International Solid-State Circuits Conference, ISSCC 2014 - San Francisco, CA, United States
Duration: 2014 Feb 92014 Feb 13

Other

Other2014 61st IEEE International Solid-State Circuits Conference, ISSCC 2014
CountryUnited States
CitySan Francisco, CA
Period14/2/914/2/13

Fingerprint

Frequency synthesizers
Electric power utilization
Frequency hopping
Digital circuits
Decoding
Energy dissipation
Communication systems
Topology
Hardware
Bandwidth

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Yoo, T., Jung, Y. H., Yeoh, H. C., Kim, Y. S., Kang, S. M., & Baek, K. H. (2014). 21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 57, pp. 364-365). [6757471] https://doi.org/10.1109/ISSCC.2014.6757471

21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS. / Yoo, Taegeun; Jung, Yun Hwan; Yeoh, Hong Chang; Kim, Yong Sin; Kang, Sung Mo; Baek, Kwang Hyun.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 57 2014. p. 364-365 6757471.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoo, T, Jung, YH, Yeoh, HC, Kim, YS, Kang, SM & Baek, KH 2014, 21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 57, 6757471, pp. 364-365, 2014 61st IEEE International Solid-State Circuits Conference, ISSCC 2014, San Francisco, CA, United States, 14/2/9. https://doi.org/10.1109/ISSCC.2014.6757471
Yoo T, Jung YH, Yeoh HC, Kim YS, Kang SM, Baek KH. 21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 57. 2014. p. 364-365. 6757471 https://doi.org/10.1109/ISSCC.2014.6757471
Yoo, Taegeun ; Jung, Yun Hwan ; Yeoh, Hong Chang ; Kim, Yong Sin ; Kang, Sung Mo ; Baek, Kwang Hyun. / 21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 57 2014. pp. 364-365
@inproceedings{4539d42f5fca49a5a6de300ad28ee76c,
title = "21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS",
abstract = "Direct-digital frequency synthesizers (DDFSs) have been employed in many frequency-agile communication systems because of their wide bandwidth, fine frequency resolution, and fast frequency-hopping characteristics. Recent developments in DDFSs are towards enhancing performances through reduction of both complexity and power consumption [1-3]. The segmented nonlinear DAC (NLDAC) structures in [1,2] require additional coarse phase information for fine amplitude decoding with a complex decoder. Moreover, the quarter-sine-wave technique incorporated into the segmented NLDACs in [1,2] degrades spectral purity due to the need of the MSB shift DAC that introduces additional offset. Another scheme in [3] reduces complexity and power consumption by replacing the digital-based phase-to-amplitude converter with an analog-based converter, resulting in limited spectral purity. Unlike previous schemes, this work presents comprehensive enhancements in all key areas of a DDFS, the pipelined phase accumulator (PACC), digital decoder, and NLDAC as shown in Fig. 21.3.1. First, the low-power PACC with multi-level momentarily activated bias (M 2AB) is presented to reduce power dissipation. Second, the coarse phase-based consecutive fine-amplitude grouping (C2FAG) scheme reduces the hardware complexity and the power consumption in digital decoder circuits. Third, the mixed-wave conversion topology (MCT) in the NLDAC improves the output spectral purity.",
author = "Taegeun Yoo and Jung, {Yun Hwan} and Yeoh, {Hong Chang} and Kim, {Yong Sin} and Kang, {Sung Mo} and Baek, {Kwang Hyun}",
year = "2014",
month = "4",
day = "14",
doi = "10.1109/ISSCC.2014.6757471",
language = "English",
isbn = "9781479909186",
volume = "57",
pages = "364--365",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - 21.3 A 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS

AU - Yoo, Taegeun

AU - Jung, Yun Hwan

AU - Yeoh, Hong Chang

AU - Kim, Yong Sin

AU - Kang, Sung Mo

AU - Baek, Kwang Hyun

PY - 2014/4/14

Y1 - 2014/4/14

N2 - Direct-digital frequency synthesizers (DDFSs) have been employed in many frequency-agile communication systems because of their wide bandwidth, fine frequency resolution, and fast frequency-hopping characteristics. Recent developments in DDFSs are towards enhancing performances through reduction of both complexity and power consumption [1-3]. The segmented nonlinear DAC (NLDAC) structures in [1,2] require additional coarse phase information for fine amplitude decoding with a complex decoder. Moreover, the quarter-sine-wave technique incorporated into the segmented NLDACs in [1,2] degrades spectral purity due to the need of the MSB shift DAC that introduces additional offset. Another scheme in [3] reduces complexity and power consumption by replacing the digital-based phase-to-amplitude converter with an analog-based converter, resulting in limited spectral purity. Unlike previous schemes, this work presents comprehensive enhancements in all key areas of a DDFS, the pipelined phase accumulator (PACC), digital decoder, and NLDAC as shown in Fig. 21.3.1. First, the low-power PACC with multi-level momentarily activated bias (M 2AB) is presented to reduce power dissipation. Second, the coarse phase-based consecutive fine-amplitude grouping (C2FAG) scheme reduces the hardware complexity and the power consumption in digital decoder circuits. Third, the mixed-wave conversion topology (MCT) in the NLDAC improves the output spectral purity.

AB - Direct-digital frequency synthesizers (DDFSs) have been employed in many frequency-agile communication systems because of their wide bandwidth, fine frequency resolution, and fast frequency-hopping characteristics. Recent developments in DDFSs are towards enhancing performances through reduction of both complexity and power consumption [1-3]. The segmented nonlinear DAC (NLDAC) structures in [1,2] require additional coarse phase information for fine amplitude decoding with a complex decoder. Moreover, the quarter-sine-wave technique incorporated into the segmented NLDACs in [1,2] degrades spectral purity due to the need of the MSB shift DAC that introduces additional offset. Another scheme in [3] reduces complexity and power consumption by replacing the digital-based phase-to-amplitude converter with an analog-based converter, resulting in limited spectral purity. Unlike previous schemes, this work presents comprehensive enhancements in all key areas of a DDFS, the pipelined phase accumulator (PACC), digital decoder, and NLDAC as shown in Fig. 21.3.1. First, the low-power PACC with multi-level momentarily activated bias (M 2AB) is presented to reduce power dissipation. Second, the coarse phase-based consecutive fine-amplitude grouping (C2FAG) scheme reduces the hardware complexity and the power consumption in digital decoder circuits. Third, the mixed-wave conversion topology (MCT) in the NLDAC improves the output spectral purity.

UR - http://www.scopus.com/inward/record.url?scp=84898077404&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84898077404&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2014.6757471

DO - 10.1109/ISSCC.2014.6757471

M3 - Conference contribution

AN - SCOPUS:84898077404

SN - 9781479909186

VL - 57

SP - 364

EP - 365

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -