2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter

Dae Yong Kim, Gil Su Kim, Hoon Jae Ki, Soo Won Kim

Research output: Contribution to conferencePaper

Abstract

In this paper, we present A/D converter for signal processing of infrared sensor and CMOS image sensor. The A/D converter implemented in a 0.25um CMOS process provides a resolution of 10bits at a sampling rate of 50MS/s while dissipating 67mW from 2.5V supply voltage. This A/D converter is based on a pipelined architecture in which the number of bits converted per stage and the stage number are optimized to simultaneously achieve the desired linearity and reduce power consumption as well. Simulation results show that the A/D converter using 1.5bit per stage MDAC with switched capacitors and dynamic comparators efficiently reduces the power consumption.

Original languageEnglish
Publication statusPublished - 2003 Jan 1
Event8th International Workshop on ADC Modelling and Testing, IWADC 2003 - Perugia, Italy
Duration: 2003 Sep 82003 Sep 10

Conference

Conference8th International Workshop on ADC Modelling and Testing, IWADC 2003
CountryItaly
CityPerugia
Period03/9/803/9/10

Fingerprint

Converter
Electric power utilization
Pipelines
Image sensors
Power Consumption
Signal processing
Capacitors
Sampling
CMOS Image Sensor
Infrared radiation
Infrared Sensor
Sensors
Electric potential
Capacitor
Linearity
Signal Processing
Voltage
Simulation

Keywords

  • 1.5bit per stage
  • Analog-to-digital converter
  • MDAC
  • Pipeline ADC
  • Switched-capacitor circuits

ASJC Scopus subject areas

  • Modelling and Simulation

Cite this

Kim, D. Y., Kim, G. S., Ki, H. J., & Kim, S. W. (2003). 2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter. Paper presented at 8th International Workshop on ADC Modelling and Testing, IWADC 2003, Perugia, Italy.

2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter. / Kim, Dae Yong; Kim, Gil Su; Ki, Hoon Jae; Kim, Soo Won.

2003. Paper presented at 8th International Workshop on ADC Modelling and Testing, IWADC 2003, Perugia, Italy.

Research output: Contribution to conferencePaper

Kim, DY, Kim, GS, Ki, HJ & Kim, SW 2003, '2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter', Paper presented at 8th International Workshop on ADC Modelling and Testing, IWADC 2003, Perugia, Italy, 03/9/8 - 03/9/10.
Kim DY, Kim GS, Ki HJ, Kim SW. 2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter. 2003. Paper presented at 8th International Workshop on ADC Modelling and Testing, IWADC 2003, Perugia, Italy.
Kim, Dae Yong ; Kim, Gil Su ; Ki, Hoon Jae ; Kim, Soo Won. / 2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter. Paper presented at 8th International Workshop on ADC Modelling and Testing, IWADC 2003, Perugia, Italy.
@conference{8b38026900d14e1fa80444197d3dfa79,
title = "2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter",
abstract = "In this paper, we present A/D converter for signal processing of infrared sensor and CMOS image sensor. The A/D converter implemented in a 0.25um CMOS process provides a resolution of 10bits at a sampling rate of 50MS/s while dissipating 67mW from 2.5V supply voltage. This A/D converter is based on a pipelined architecture in which the number of bits converted per stage and the stage number are optimized to simultaneously achieve the desired linearity and reduce power consumption as well. Simulation results show that the A/D converter using 1.5bit per stage MDAC with switched capacitors and dynamic comparators efficiently reduces the power consumption.",
keywords = "1.5bit per stage, Analog-to-digital converter, MDAC, Pipeline ADC, Switched-capacitor circuits",
author = "Kim, {Dae Yong} and Kim, {Gil Su} and Ki, {Hoon Jae} and Kim, {Soo Won}",
year = "2003",
month = "1",
day = "1",
language = "English",
note = "8th International Workshop on ADC Modelling and Testing, IWADC 2003 ; Conference date: 08-09-2003 Through 10-09-2003",

}

TY - CONF

T1 - 2.5 V, 10-bit, 50-MS/s CMOS pipeline low power A/D converter

AU - Kim, Dae Yong

AU - Kim, Gil Su

AU - Ki, Hoon Jae

AU - Kim, Soo Won

PY - 2003/1/1

Y1 - 2003/1/1

N2 - In this paper, we present A/D converter for signal processing of infrared sensor and CMOS image sensor. The A/D converter implemented in a 0.25um CMOS process provides a resolution of 10bits at a sampling rate of 50MS/s while dissipating 67mW from 2.5V supply voltage. This A/D converter is based on a pipelined architecture in which the number of bits converted per stage and the stage number are optimized to simultaneously achieve the desired linearity and reduce power consumption as well. Simulation results show that the A/D converter using 1.5bit per stage MDAC with switched capacitors and dynamic comparators efficiently reduces the power consumption.

AB - In this paper, we present A/D converter for signal processing of infrared sensor and CMOS image sensor. The A/D converter implemented in a 0.25um CMOS process provides a resolution of 10bits at a sampling rate of 50MS/s while dissipating 67mW from 2.5V supply voltage. This A/D converter is based on a pipelined architecture in which the number of bits converted per stage and the stage number are optimized to simultaneously achieve the desired linearity and reduce power consumption as well. Simulation results show that the A/D converter using 1.5bit per stage MDAC with switched capacitors and dynamic comparators efficiently reduces the power consumption.

KW - 1.5bit per stage

KW - Analog-to-digital converter

KW - MDAC

KW - Pipeline ADC

KW - Switched-capacitor circuits

UR - http://www.scopus.com/inward/record.url?scp=85073293946&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85073293946&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:85073293946

ER -