2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

Changsung Choi, Sewook Hwang, Junyoung Song, Chulwoo Kim

Research output: Contribution to journalArticle

Abstract

A 2.56 GHz injection-locked phase-locked loop (ILPLL) cascaded with a delay-locked loop (DLL) for minimising phase noise is presented. Generally, an ILPLL includes an injection-locked voltage-controlled oscillator (ILVCO), which is directly injected with the reference clock phase. However, the proposed scheme connects the output multiphased clocks of the DLL to the injection node and they can be selected with turn on/off switches. This can shorten the realignment time of the VCO phases and thus the in-band phase noise is decreased. The proposed circuit is implemented in a 65 nm CMOS technology, and reduces the phase noise by 10.86 dBc/Hz at a 1 MHz offset with 16 multi-phased injections, compared with a conventional PLL.

Original languageEnglish
Pages (from-to)1803-1804
Number of pages2
JournalElectronics Letters
Volume50
Issue number24
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Phase locked loops
Phase noise
Variable frequency oscillators
Clocks
Switches
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection. / Choi, Changsung; Hwang, Sewook; Song, Junyoung; Kim, Chulwoo.

In: Electronics Letters, Vol. 50, No. 24, 01.01.2014, p. 1803-1804.

Research output: Contribution to journalArticle

Choi, Changsung ; Hwang, Sewook ; Song, Junyoung ; Kim, Chulwoo. / 2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection. In: Electronics Letters. 2014 ; Vol. 50, No. 24. pp. 1803-1804.
@article{82e2ff368276430192d4cab188656b2f,
title = "2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection",
abstract = "A 2.56 GHz injection-locked phase-locked loop (ILPLL) cascaded with a delay-locked loop (DLL) for minimising phase noise is presented. Generally, an ILPLL includes an injection-locked voltage-controlled oscillator (ILVCO), which is directly injected with the reference clock phase. However, the proposed scheme connects the output multiphased clocks of the DLL to the injection node and they can be selected with turn on/off switches. This can shorten the realignment time of the VCO phases and thus the in-band phase noise is decreased. The proposed circuit is implemented in a 65 nm CMOS technology, and reduces the phase noise by 10.86 dBc/Hz at a 1 MHz offset with 16 multi-phased injections, compared with a conventional PLL.",
author = "Changsung Choi and Sewook Hwang and Junyoung Song and Chulwoo Kim",
year = "2014",
month = "1",
day = "1",
doi = "10.1049/el.2014.3191",
language = "English",
volume = "50",
pages = "1803--1804",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "24",

}

TY - JOUR

T1 - 2.56 GHz sub-harmonically injection-locked PLL with cascaded DLL for multi-phase injection

AU - Choi, Changsung

AU - Hwang, Sewook

AU - Song, Junyoung

AU - Kim, Chulwoo

PY - 2014/1/1

Y1 - 2014/1/1

N2 - A 2.56 GHz injection-locked phase-locked loop (ILPLL) cascaded with a delay-locked loop (DLL) for minimising phase noise is presented. Generally, an ILPLL includes an injection-locked voltage-controlled oscillator (ILVCO), which is directly injected with the reference clock phase. However, the proposed scheme connects the output multiphased clocks of the DLL to the injection node and they can be selected with turn on/off switches. This can shorten the realignment time of the VCO phases and thus the in-band phase noise is decreased. The proposed circuit is implemented in a 65 nm CMOS technology, and reduces the phase noise by 10.86 dBc/Hz at a 1 MHz offset with 16 multi-phased injections, compared with a conventional PLL.

AB - A 2.56 GHz injection-locked phase-locked loop (ILPLL) cascaded with a delay-locked loop (DLL) for minimising phase noise is presented. Generally, an ILPLL includes an injection-locked voltage-controlled oscillator (ILVCO), which is directly injected with the reference clock phase. However, the proposed scheme connects the output multiphased clocks of the DLL to the injection node and they can be selected with turn on/off switches. This can shorten the realignment time of the VCO phases and thus the in-band phase noise is decreased. The proposed circuit is implemented in a 65 nm CMOS technology, and reduces the phase noise by 10.86 dBc/Hz at a 1 MHz offset with 16 multi-phased injections, compared with a conventional PLL.

UR - http://www.scopus.com/inward/record.url?scp=84915750257&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84915750257&partnerID=8YFLogxK

U2 - 10.1049/el.2014.3191

DO - 10.1049/el.2014.3191

M3 - Article

AN - SCOPUS:84915750257

VL - 50

SP - 1803

EP - 1804

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 24

ER -