8 mw1.65-gbps continuous-time equalizer with clock attenuation detection for digital display interface

Kyu Young Kim, Woo Kwan Lee, Jae Tack Yoo, Soo-Won Kim

Research output: Contribution to journalArticle

Abstract

This paper presents a continuous-time equalizer which provides a low-power, small area and low-cost solution for a DDI implementation. Proposed equalizer adopts clock attenuation detector, enabling one to eliminate complexand-large feed-back loops, and to achieve compact design and low-power consumption. Using the attenuation signal to all four adaptive equalizer filters composed of three signal channels and a clock channel, one curtails three adaptive attenuation detectors in a multi-channel DDI. The design was done in 0.18-lm CMOS technology. Experimental results summarize that this equalizer can compensate up to-33 dB channel attenuation at 1.65-Gbps DDI rate, showing eye-width of 0.70 UI. Its average power consumption is 8 mW and the effective area is 0.127 mm2. This power consumption is very low in comparison to those of previous researches and the effective area is very small.

Original languageEnglish
Pages (from-to)329-337
Number of pages9
JournalAnalog Integrated Circuits and Signal Processing
Volume63
Issue number2
DOIs
Publication statusPublished - 2010 May 1

Fingerprint

Equalizers
Clocks
Display devices
Electric power utilization
Detectors
Feedback
Costs

Keywords

  • Attenuation detection
  • Continuous-time equalizer
  • D flip-flop
  • Digital display interface
  • Equalizer filter

ASJC Scopus subject areas

  • Hardware and Architecture
  • Signal Processing
  • Surfaces, Coatings and Films

Cite this

8 mw1.65-gbps continuous-time equalizer with clock attenuation detection for digital display interface. / Kim, Kyu Young; Lee, Woo Kwan; Yoo, Jae Tack; Kim, Soo-Won.

In: Analog Integrated Circuits and Signal Processing, Vol. 63, No. 2, 01.05.2010, p. 329-337.

Research output: Contribution to journalArticle

@article{85608153f79c4a14a6ada12bf21f029a,
title = "8 mw1.65-gbps continuous-time equalizer with clock attenuation detection for digital display interface",
abstract = "This paper presents a continuous-time equalizer which provides a low-power, small area and low-cost solution for a DDI implementation. Proposed equalizer adopts clock attenuation detector, enabling one to eliminate complexand-large feed-back loops, and to achieve compact design and low-power consumption. Using the attenuation signal to all four adaptive equalizer filters composed of three signal channels and a clock channel, one curtails three adaptive attenuation detectors in a multi-channel DDI. The design was done in 0.18-lm CMOS technology. Experimental results summarize that this equalizer can compensate up to-33 dB channel attenuation at 1.65-Gbps DDI rate, showing eye-width of 0.70 UI. Its average power consumption is 8 mW and the effective area is 0.127 mm2. This power consumption is very low in comparison to those of previous researches and the effective area is very small.",
keywords = "Attenuation detection, Continuous-time equalizer, D flip-flop, Digital display interface, Equalizer filter",
author = "Kim, {Kyu Young} and Lee, {Woo Kwan} and Yoo, {Jae Tack} and Soo-Won Kim",
year = "2010",
month = "5",
day = "1",
doi = "10.1007/s10470-009-9405-8",
language = "English",
volume = "63",
pages = "329--337",
journal = "Analog Integrated Circuits and Signal Processing",
issn = "0925-1030",
publisher = "Springer Netherlands",
number = "2",

}

TY - JOUR

T1 - 8 mw1.65-gbps continuous-time equalizer with clock attenuation detection for digital display interface

AU - Kim, Kyu Young

AU - Lee, Woo Kwan

AU - Yoo, Jae Tack

AU - Kim, Soo-Won

PY - 2010/5/1

Y1 - 2010/5/1

N2 - This paper presents a continuous-time equalizer which provides a low-power, small area and low-cost solution for a DDI implementation. Proposed equalizer adopts clock attenuation detector, enabling one to eliminate complexand-large feed-back loops, and to achieve compact design and low-power consumption. Using the attenuation signal to all four adaptive equalizer filters composed of three signal channels and a clock channel, one curtails three adaptive attenuation detectors in a multi-channel DDI. The design was done in 0.18-lm CMOS technology. Experimental results summarize that this equalizer can compensate up to-33 dB channel attenuation at 1.65-Gbps DDI rate, showing eye-width of 0.70 UI. Its average power consumption is 8 mW and the effective area is 0.127 mm2. This power consumption is very low in comparison to those of previous researches and the effective area is very small.

AB - This paper presents a continuous-time equalizer which provides a low-power, small area and low-cost solution for a DDI implementation. Proposed equalizer adopts clock attenuation detector, enabling one to eliminate complexand-large feed-back loops, and to achieve compact design and low-power consumption. Using the attenuation signal to all four adaptive equalizer filters composed of three signal channels and a clock channel, one curtails three adaptive attenuation detectors in a multi-channel DDI. The design was done in 0.18-lm CMOS technology. Experimental results summarize that this equalizer can compensate up to-33 dB channel attenuation at 1.65-Gbps DDI rate, showing eye-width of 0.70 UI. Its average power consumption is 8 mW and the effective area is 0.127 mm2. This power consumption is very low in comparison to those of previous researches and the effective area is very small.

KW - Attenuation detection

KW - Continuous-time equalizer

KW - D flip-flop

KW - Digital display interface

KW - Equalizer filter

UR - http://www.scopus.com/inward/record.url?scp=77953363196&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77953363196&partnerID=8YFLogxK

U2 - 10.1007/s10470-009-9405-8

DO - 10.1007/s10470-009-9405-8

M3 - Article

AN - SCOPUS:77953363196

VL - 63

SP - 329

EP - 337

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

IS - 2

ER -