A 0.004-mm2 portable multiphase clock generator tile for 1.2-GHz RISC microprocessor

Inhwa Jung, Gunok Jung, Janghoon Song, Moo Young Kim, Junyoung Park, Sung Bae Park, Chulwoo Kim

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Portable multiphase clock generators capable of adjusting its clock phase according to input clock frequencies have been developed both in a 0.18-μm and in a 0.13-μm CMOS technologies. They consist of a full-digital CMOS circuit design that leads to a simple, robust, and portable IP. In addition, their open-loop architecture lead to no jitter accumulation and one-cycle lock characteristic that enables clock-on-demand circuit structures. The implemented low power clock generator tile in a 0.13-μm CMOS technology occupies only 0.004 mm2 and operates at variable input frequencies ranging from 625 MHz to 1.2 GHz within a ± 2% phase error having one-cycle lock time.

Original languageEnglish
Pages (from-to)116-120
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume55
Issue number2
DOIs
Publication statusPublished - 2008 Dec 1

Fingerprint

Reduced instruction set computing
Tile
Microprocessor chips
Clocks
Networks (circuits)
Jitter

Keywords

  • Digital clock generator
  • Fast lock time
  • Low jitter
  • Low power

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 0.004-mm2 portable multiphase clock generator tile for 1.2-GHz RISC microprocessor. / Jung, Inhwa; Jung, Gunok; Song, Janghoon; Kim, Moo Young; Park, Junyoung; Park, Sung Bae; Kim, Chulwoo.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 55, No. 2, 01.12.2008, p. 116-120.

Research output: Contribution to journalArticle

Jung, Inhwa ; Jung, Gunok ; Song, Janghoon ; Kim, Moo Young ; Park, Junyoung ; Park, Sung Bae ; Kim, Chulwoo. / A 0.004-mm2 portable multiphase clock generator tile for 1.2-GHz RISC microprocessor. In: IEEE Transactions on Circuits and Systems II: Express Briefs. 2008 ; Vol. 55, No. 2. pp. 116-120.
@article{bca3eedd6120431cbc73f697be0058af,
title = "A 0.004-mm2 portable multiphase clock generator tile for 1.2-GHz RISC microprocessor",
abstract = "Portable multiphase clock generators capable of adjusting its clock phase according to input clock frequencies have been developed both in a 0.18-μm and in a 0.13-μm CMOS technologies. They consist of a full-digital CMOS circuit design that leads to a simple, robust, and portable IP. In addition, their open-loop architecture lead to no jitter accumulation and one-cycle lock characteristic that enables clock-on-demand circuit structures. The implemented low power clock generator tile in a 0.13-μm CMOS technology occupies only 0.004 mm2 and operates at variable input frequencies ranging from 625 MHz to 1.2 GHz within a ± 2{\%} phase error having one-cycle lock time.",
keywords = "Digital clock generator, Fast lock time, Low jitter, Low power",
author = "Inhwa Jung and Gunok Jung and Janghoon Song and Kim, {Moo Young} and Junyoung Park and Park, {Sung Bae} and Chulwoo Kim",
year = "2008",
month = "12",
day = "1",
doi = "10.1109/TCSII.2007.910798",
language = "English",
volume = "55",
pages = "116--120",
journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - A 0.004-mm2 portable multiphase clock generator tile for 1.2-GHz RISC microprocessor

AU - Jung, Inhwa

AU - Jung, Gunok

AU - Song, Janghoon

AU - Kim, Moo Young

AU - Park, Junyoung

AU - Park, Sung Bae

AU - Kim, Chulwoo

PY - 2008/12/1

Y1 - 2008/12/1

N2 - Portable multiphase clock generators capable of adjusting its clock phase according to input clock frequencies have been developed both in a 0.18-μm and in a 0.13-μm CMOS technologies. They consist of a full-digital CMOS circuit design that leads to a simple, robust, and portable IP. In addition, their open-loop architecture lead to no jitter accumulation and one-cycle lock characteristic that enables clock-on-demand circuit structures. The implemented low power clock generator tile in a 0.13-μm CMOS technology occupies only 0.004 mm2 and operates at variable input frequencies ranging from 625 MHz to 1.2 GHz within a ± 2% phase error having one-cycle lock time.

AB - Portable multiphase clock generators capable of adjusting its clock phase according to input clock frequencies have been developed both in a 0.18-μm and in a 0.13-μm CMOS technologies. They consist of a full-digital CMOS circuit design that leads to a simple, robust, and portable IP. In addition, their open-loop architecture lead to no jitter accumulation and one-cycle lock characteristic that enables clock-on-demand circuit structures. The implemented low power clock generator tile in a 0.13-μm CMOS technology occupies only 0.004 mm2 and operates at variable input frequencies ranging from 625 MHz to 1.2 GHz within a ± 2% phase error having one-cycle lock time.

KW - Digital clock generator

KW - Fast lock time

KW - Low jitter

KW - Low power

UR - http://www.scopus.com/inward/record.url?scp=64849113058&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=64849113058&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2007.910798

DO - 10.1109/TCSII.2007.910798

M3 - Article

AN - SCOPUS:64849113058

VL - 55

SP - 116

EP - 120

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 2

ER -