A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces

Hyun Woo Lee, Hoon Choi, Beom Ju Shin, Kyung Hoon Kim, Kyung Whan Kim, Jaeil Kim, Kwang Hyun Kim, Jong Ho Jung, Jae Hwan Kim, Eun Young Park, Jong Sam Kim, Jong Hwan Kim, Jin Hee Cho, Namgyu Rye, Jun Hyun Chun, Yunsaing Kim, Chulwoo Kim, Young Jung Choi, Byong Tae Chung

Research output: Contribution to journalArticle

17 Citations (Scopus)

Abstract

The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power consumption, low jitter, fast locking, wide range of locking, and stuck-free control. The merged dual coarse delay line (MDCDL) reduces the dynamic power consumption of a variable delay line by 30% by sharing a part of the delay line path in DLL. In addition, jitter is reduced by 45 ps in the 1066-DDR3 operating mode by MDCDL. The proposed DLL utilizes an or-and functioned duty cycle corrector (or-and DCC), which consumes 15% of DLL's power, 0.915 pJ/Hz at tCK = 1.5 ns and VDD = 1.575\V. The countered CAS latency controller (CCLC) saves IDD3N current because it does not need a DLL clock and does not need to be activated for IDD3N (active non-power down) state. The DLL clock is enabled and CCLC is activated only when the read command is issued. This operation condition saves the IDD3N current by 60% with the proposed DLL. The proposed DLL is employed in 128 M × 8 DDR3 SDRAM and 64 M × 16 DDR3 SDRAM. The former and the latter are fabricated by 5 × nm and by 4 × nm DRAM process technology, respectively. Experimental results show that ±10% duty error of the external clock can be corrected to within ±2% duty error in less than 512 cycles of locking time under 1.5 ns of tCK. The proposed DLL and CCLC can operate above 1.0-GHz operating frequency at 1.2 V in 5 × nm DDR3 SDRAM and at 1.0 V in 4 × nm DDR3 SDRAM, respectively. The proposed DLL fabricated with 4 × nm technology consumes 6.1 pJ/Hz at 1.575 V.

Original languageEnglish
Article number6189759
Pages (from-to)1436-1447
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume47
Issue number6
DOIs
Publication statusPublished - 2012 May 8

Fingerprint

Dynamic random access storage
Electric delay lines
Clocks
Controllers
Jitter
Electric power utilization

Keywords

  • Column address strobe (CAS) latency controller
  • DDR3
  • delay-locked loop (DLL)
  • DRAMs
  • dual coarse delay line
  • duty cycle corrector (DCC)
  • IDD3N
  • IDD3P
  • merged dual coarse delay line (MDCDL)
  • OA-DCC
  • or-and DCC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Lee, H. W., Choi, H., Shin, B. J., Kim, K. H., Kim, K. W., Kim, J., ... Chung, B. T. (2012). A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces. IEEE Journal of Solid-State Circuits, 47(6), 1436-1447. [6189759]. https://doi.org/10.1109/JSSC.2012.2191027

A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces. / Lee, Hyun Woo; Choi, Hoon; Shin, Beom Ju; Kim, Kyung Hoon; Kim, Kyung Whan; Kim, Jaeil; Kim, Kwang Hyun; Jung, Jong Ho; Kim, Jae Hwan; Park, Eun Young; Kim, Jong Sam; Kim, Jong Hwan; Cho, Jin Hee; Rye, Namgyu; Chun, Jun Hyun; Kim, Yunsaing; Kim, Chulwoo; Choi, Young Jung; Chung, Byong Tae.

In: IEEE Journal of Solid-State Circuits, Vol. 47, No. 6, 6189759, 08.05.2012, p. 1436-1447.

Research output: Contribution to journalArticle

Lee, HW, Choi, H, Shin, BJ, Kim, KH, Kim, KW, Kim, J, Kim, KH, Jung, JH, Kim, JH, Park, EY, Kim, JS, Kim, JH, Cho, JH, Rye, N, Chun, JH, Kim, Y, Kim, C, Choi, YJ & Chung, BT 2012, 'A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces', IEEE Journal of Solid-State Circuits, vol. 47, no. 6, 6189759, pp. 1436-1447. https://doi.org/10.1109/JSSC.2012.2191027
Lee, Hyun Woo ; Choi, Hoon ; Shin, Beom Ju ; Kim, Kyung Hoon ; Kim, Kyung Whan ; Kim, Jaeil ; Kim, Kwang Hyun ; Jung, Jong Ho ; Kim, Jae Hwan ; Park, Eun Young ; Kim, Jong Sam ; Kim, Jong Hwan ; Cho, Jin Hee ; Rye, Namgyu ; Chun, Jun Hyun ; Kim, Yunsaing ; Kim, Chulwoo ; Choi, Young Jung ; Chung, Byong Tae. / A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces. In: IEEE Journal of Solid-State Circuits. 2012 ; Vol. 47, No. 6. pp. 1436-1447.
@article{e3a2ea74547e4328938452aa8b823f15,
title = "A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces",
abstract = "The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power consumption, low jitter, fast locking, wide range of locking, and stuck-free control. The merged dual coarse delay line (MDCDL) reduces the dynamic power consumption of a variable delay line by 30{\%} by sharing a part of the delay line path in DLL. In addition, jitter is reduced by 45 ps in the 1066-DDR3 operating mode by MDCDL. The proposed DLL utilizes an or-and functioned duty cycle corrector (or-and DCC), which consumes 15{\%} of DLL's power, 0.915 pJ/Hz at tCK = 1.5 ns and VDD = 1.575\V. The countered CAS latency controller (CCLC) saves IDD3N current because it does not need a DLL clock and does not need to be activated for IDD3N (active non-power down) state. The DLL clock is enabled and CCLC is activated only when the read command is issued. This operation condition saves the IDD3N current by 60{\%} with the proposed DLL. The proposed DLL is employed in 128 M × 8 DDR3 SDRAM and 64 M × 16 DDR3 SDRAM. The former and the latter are fabricated by 5 × nm and by 4 × nm DRAM process technology, respectively. Experimental results show that ±10{\%} duty error of the external clock can be corrected to within ±2{\%} duty error in less than 512 cycles of locking time under 1.5 ns of tCK. The proposed DLL and CCLC can operate above 1.0-GHz operating frequency at 1.2 V in 5 × nm DDR3 SDRAM and at 1.0 V in 4 × nm DDR3 SDRAM, respectively. The proposed DLL fabricated with 4 × nm technology consumes 6.1 pJ/Hz at 1.575 V.",
keywords = "Column address strobe (CAS) latency controller, DDR3, delay-locked loop (DLL), DRAMs, dual coarse delay line, duty cycle corrector (DCC), IDD3N, IDD3P, merged dual coarse delay line (MDCDL), OA-DCC, or-and DCC",
author = "Lee, {Hyun Woo} and Hoon Choi and Shin, {Beom Ju} and Kim, {Kyung Hoon} and Kim, {Kyung Whan} and Jaeil Kim and Kim, {Kwang Hyun} and Jung, {Jong Ho} and Kim, {Jae Hwan} and Park, {Eun Young} and Kim, {Jong Sam} and Kim, {Jong Hwan} and Cho, {Jin Hee} and Namgyu Rye and Chun, {Jun Hyun} and Yunsaing Kim and Chulwoo Kim and Choi, {Young Jung} and Chung, {Byong Tae}",
year = "2012",
month = "5",
day = "8",
doi = "10.1109/JSSC.2012.2191027",
language = "English",
volume = "47",
pages = "1436--1447",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - A 1.0-ns/1.0-V delay-locked loop with racing mode and countered CAS latency controller for DRAM interfaces

AU - Lee, Hyun Woo

AU - Choi, Hoon

AU - Shin, Beom Ju

AU - Kim, Kyung Hoon

AU - Kim, Kyung Whan

AU - Kim, Jaeil

AU - Kim, Kwang Hyun

AU - Jung, Jong Ho

AU - Kim, Jae Hwan

AU - Park, Eun Young

AU - Kim, Jong Sam

AU - Kim, Jong Hwan

AU - Cho, Jin Hee

AU - Rye, Namgyu

AU - Chun, Jun Hyun

AU - Kim, Yunsaing

AU - Kim, Chulwoo

AU - Choi, Young Jung

AU - Chung, Byong Tae

PY - 2012/5/8

Y1 - 2012/5/8

N2 - The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power consumption, low jitter, fast locking, wide range of locking, and stuck-free control. The merged dual coarse delay line (MDCDL) reduces the dynamic power consumption of a variable delay line by 30% by sharing a part of the delay line path in DLL. In addition, jitter is reduced by 45 ps in the 1066-DDR3 operating mode by MDCDL. The proposed DLL utilizes an or-and functioned duty cycle corrector (or-and DCC), which consumes 15% of DLL's power, 0.915 pJ/Hz at tCK = 1.5 ns and VDD = 1.575\V. The countered CAS latency controller (CCLC) saves IDD3N current because it does not need a DLL clock and does not need to be activated for IDD3N (active non-power down) state. The DLL clock is enabled and CCLC is activated only when the read command is issued. This operation condition saves the IDD3N current by 60% with the proposed DLL. The proposed DLL is employed in 128 M × 8 DDR3 SDRAM and 64 M × 16 DDR3 SDRAM. The former and the latter are fabricated by 5 × nm and by 4 × nm DRAM process technology, respectively. Experimental results show that ±10% duty error of the external clock can be corrected to within ±2% duty error in less than 512 cycles of locking time under 1.5 ns of tCK. The proposed DLL and CCLC can operate above 1.0-GHz operating frequency at 1.2 V in 5 × nm DDR3 SDRAM and at 1.0 V in 4 × nm DDR3 SDRAM, respectively. The proposed DLL fabricated with 4 × nm technology consumes 6.1 pJ/Hz at 1.575 V.

AB - The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power consumption, low jitter, fast locking, wide range of locking, and stuck-free control. The merged dual coarse delay line (MDCDL) reduces the dynamic power consumption of a variable delay line by 30% by sharing a part of the delay line path in DLL. In addition, jitter is reduced by 45 ps in the 1066-DDR3 operating mode by MDCDL. The proposed DLL utilizes an or-and functioned duty cycle corrector (or-and DCC), which consumes 15% of DLL's power, 0.915 pJ/Hz at tCK = 1.5 ns and VDD = 1.575\V. The countered CAS latency controller (CCLC) saves IDD3N current because it does not need a DLL clock and does not need to be activated for IDD3N (active non-power down) state. The DLL clock is enabled and CCLC is activated only when the read command is issued. This operation condition saves the IDD3N current by 60% with the proposed DLL. The proposed DLL is employed in 128 M × 8 DDR3 SDRAM and 64 M × 16 DDR3 SDRAM. The former and the latter are fabricated by 5 × nm and by 4 × nm DRAM process technology, respectively. Experimental results show that ±10% duty error of the external clock can be corrected to within ±2% duty error in less than 512 cycles of locking time under 1.5 ns of tCK. The proposed DLL and CCLC can operate above 1.0-GHz operating frequency at 1.2 V in 5 × nm DDR3 SDRAM and at 1.0 V in 4 × nm DDR3 SDRAM, respectively. The proposed DLL fabricated with 4 × nm technology consumes 6.1 pJ/Hz at 1.575 V.

KW - Column address strobe (CAS) latency controller

KW - DDR3

KW - delay-locked loop (DLL)

KW - DRAMs

KW - dual coarse delay line

KW - duty cycle corrector (DCC)

KW - IDD3N

KW - IDD3P

KW - merged dual coarse delay line (MDCDL)

KW - OA-DCC

KW - or-and DCC

UR - http://www.scopus.com/inward/record.url?scp=84861740531&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84861740531&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2012.2191027

DO - 10.1109/JSSC.2012.2191027

M3 - Article

AN - SCOPUS:84861740531

VL - 47

SP - 1436

EP - 1447

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 6

M1 - 6189759

ER -