A 10bit 1MS/s 0.5mW SAR ADC with double sampling technique

Hokyu Lee; Moo Young Kim; Chulwoo Kim

doi:10.5370/KIEE.2011.60.2.325

A 10bit 1MS/s 0.5mW SAR ADC with double sampling technique

Hokyu Lee, Moo Young Kim, Chulwoo Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

This paper introduces the 10b 1MS/s SAR ADC with double sampling technique to reduce the power consumption. The SAR ADC is implemented in CMOS 1P8M 65nm technology and occupies 0.11um2. The maximum sampling rate is 1MS/s. The simulated SNDR and SFDR are 55.6dB and 62.7dB at 484kHz input frequency, respectively. The implemented data converter consumes 507uW with 1.2-V supply.

Original language	English
Pages (from-to)	325-329
Number of pages	5
Journal	Transactions of the Korean Institute of Electrical Engineers
Volume	60
Issue number	2
DOIs	https://doi.org/10.5370/KIEE.2011.60.2.325
Publication status	Published - 2011 Feb

Keywords

10b
1MS/s
ADC
Data converter
Double sampling
SAR

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.5370/KIEE.2011.60.2.325

Cite this

@article{2dd2c68c30e04ce9aa097ea93a219597,

title = "A 10bit 1MS/s 0.5mW SAR ADC with double sampling technique",

abstract = "This paper introduces the 10b 1MS/s SAR ADC with double sampling technique to reduce the power consumption. The SAR ADC is implemented in CMOS 1P8M 65nm technology and occupies 0.11um2. The maximum sampling rate is 1MS/s. The simulated SNDR and SFDR are 55.6dB and 62.7dB at 484kHz input frequency, respectively. The implemented data converter consumes 507uW with 1.2-V supply.",

keywords = "10b, 1MS/s, ADC, Data converter, Double sampling, SAR",

author = "Hokyu Lee and Kim, {Moo Young} and Chulwoo Kim",

year = "2011",

month = feb,

doi = "10.5370/KIEE.2011.60.2.325",

language = "English",

volume = "60",

pages = "325--329",

journal = "Transactions of the Korean Institute of Electrical Engineers",

issn = "1975-8359",

publisher = "Korean Institute of Electrical Engineers",

number = "2",

}

TY - JOUR

T1 - A 10bit 1MS/s 0.5mW SAR ADC with double sampling technique

AU - Lee, Hokyu

AU - Kim, Moo Young

AU - Kim, Chulwoo

PY - 2011/2

Y1 - 2011/2

N2 - This paper introduces the 10b 1MS/s SAR ADC with double sampling technique to reduce the power consumption. The SAR ADC is implemented in CMOS 1P8M 65nm technology and occupies 0.11um2. The maximum sampling rate is 1MS/s. The simulated SNDR and SFDR are 55.6dB and 62.7dB at 484kHz input frequency, respectively. The implemented data converter consumes 507uW with 1.2-V supply.

AB - This paper introduces the 10b 1MS/s SAR ADC with double sampling technique to reduce the power consumption. The SAR ADC is implemented in CMOS 1P8M 65nm technology and occupies 0.11um2. The maximum sampling rate is 1MS/s. The simulated SNDR and SFDR are 55.6dB and 62.7dB at 484kHz input frequency, respectively. The implemented data converter consumes 507uW with 1.2-V supply.

KW - 10b

KW - 1MS/s

KW - ADC

KW - Data converter

KW - Double sampling

KW - SAR

UR - http://www.scopus.com/inward/record.url?scp=79952056009&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952056009&partnerID=8YFLogxK

U2 - 10.5370/KIEE.2011.60.2.325

DO - 10.5370/KIEE.2011.60.2.325

M3 - Article

AN - SCOPUS:79952056009

SN - 1975-8359

VL - 60

SP - 325

EP - 329

JO - Transactions of the Korean Institute of Electrical Engineers

JF - Transactions of the Korean Institute of Electrical Engineers

IS - 2

ER -

A 10bit 1MS/s 0.5mW SAR ADC with double sampling technique

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this