A 10bit 1MS/s 0.5mW SAR ADC with double sampling technique

Hokyu Lee, Moo Young Kim, Chulwoo Kim

Research output: Contribution to journalArticle


This paper introduces the 10b 1MS/s SAR ADC with double sampling technique to reduce the power consumption. The SAR ADC is implemented in CMOS 1P8M 65nm technology and occupies 0.11um2. The maximum sampling rate is 1MS/s. The simulated SNDR and SFDR are 55.6dB and 62.7dB at 484kHz input frequency, respectively. The implemented data converter consumes 507uW with 1.2-V supply.

Original languageEnglish
Pages (from-to)325-329
Number of pages5
JournalTransactions of the Korean Institute of Electrical Engineers
Issue number2
Publication statusPublished - 2011 Feb 1



  • 10b
  • 1MS/s
  • ADC
  • Data converter
  • Double sampling
  • SAR

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this