A 12-bit 500-MS/s current steering CMOS DAC for high-speed PLC modems

Chan Keun Kwon, Junil Moon, Soo-Won Kim

Research output: Contribution to journalArticle

Abstract

A 12-bit 500-MS/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row-column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-μm CMOS process with an active area of 2.445mm2, which achieves a differential non linearity (DNL) of 0.25LSB and an integral non-linearity (INL) of 0.19LSB. Additionally, the SFDR increases by 13.2dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176mW from a 1.8-V supply voltage.

Original languageEnglish
Article number1650122
JournalJournal of Circuits, Systems and Computers
Volume25
Issue number10
DOIs
Publication statusPublished - 2016 Oct 1

Fingerprint

Modems
Digital to analog conversion
Communication
Electric power utilization
Hardware
Electric potential

Keywords

  • Current cell mismatch
  • Current steering DAC
  • Data-weighted averaging
  • DEM
  • DWA
  • Dynamic element matching
  • PLC modems

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

A 12-bit 500-MS/s current steering CMOS DAC for high-speed PLC modems. / Kwon, Chan Keun; Moon, Junil; Kim, Soo-Won.

In: Journal of Circuits, Systems and Computers, Vol. 25, No. 10, 1650122, 01.10.2016.

Research output: Contribution to journalArticle

@article{7d20dedf0d524ba8b4a0f5505a974a43,
title = "A 12-bit 500-MS/s current steering CMOS DAC for high-speed PLC modems",
abstract = "A 12-bit 500-MS/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row-column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-μm CMOS process with an active area of 2.445mm2, which achieves a differential non linearity (DNL) of 0.25LSB and an integral non-linearity (INL) of 0.19LSB. Additionally, the SFDR increases by 13.2dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176mW from a 1.8-V supply voltage.",
keywords = "Current cell mismatch, Current steering DAC, Data-weighted averaging, DEM, DWA, Dynamic element matching, PLC modems",
author = "Kwon, {Chan Keun} and Junil Moon and Soo-Won Kim",
year = "2016",
month = "10",
day = "1",
doi = "10.1142/S021812661650122X",
language = "English",
volume = "25",
journal = "Journal of Circuits, Systems and Computers",
issn = "0218-1266",
publisher = "World Scientific Publishing Co. Pte Ltd",
number = "10",

}

TY - JOUR

T1 - A 12-bit 500-MS/s current steering CMOS DAC for high-speed PLC modems

AU - Kwon, Chan Keun

AU - Moon, Junil

AU - Kim, Soo-Won

PY - 2016/10/1

Y1 - 2016/10/1

N2 - A 12-bit 500-MS/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row-column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-μm CMOS process with an active area of 2.445mm2, which achieves a differential non linearity (DNL) of 0.25LSB and an integral non-linearity (INL) of 0.19LSB. Additionally, the SFDR increases by 13.2dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176mW from a 1.8-V supply voltage.

AB - A 12-bit 500-MS/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row-column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-μm CMOS process with an active area of 2.445mm2, which achieves a differential non linearity (DNL) of 0.25LSB and an integral non-linearity (INL) of 0.19LSB. Additionally, the SFDR increases by 13.2dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176mW from a 1.8-V supply voltage.

KW - Current cell mismatch

KW - Current steering DAC

KW - Data-weighted averaging

KW - DEM

KW - DWA

KW - Dynamic element matching

KW - PLC modems

UR - http://www.scopus.com/inward/record.url?scp=84979236384&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84979236384&partnerID=8YFLogxK

U2 - 10.1142/S021812661650122X

DO - 10.1142/S021812661650122X

M3 - Article

VL - 25

JO - Journal of Circuits, Systems and Computers

JF - Journal of Circuits, Systems and Computers

SN - 0218-1266

IS - 10

M1 - 1650122

ER -