A 140-Mb/s to 1.82-Gb/s continuous-rate embedded clock receiver for flat-panel displays

Inhwa Jung, Daejung Shin, Taejin Kim, Chulwoo Kim

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

A wide-range fast-locking embedded clock receiver, which can provide a continuous data rate of 140 Mb/s to 1.82 Gb/s in a 0.25-μm CMOS process, is presented. A fast lock time of 7.5 μs and a small root-mean-square jitter of 15 ps are achieved by using the proposed frequency-band selection and frequency acquisition schemes, as well as a simple linear-phase detector. The implemented embedded clock receiver occupies 2.00 mm2 consumes currents of 44 and 137 mA at 140 Mb/s and 1.82 Gb/s, respectively, including input/output currents.

Original languageEnglish
Article number5282592
Pages (from-to)773-777
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume56
Issue number10
DOIs
Publication statusPublished - 2009 Oct 1

Fingerprint

Flat panel displays
Clocks
Jitter
Frequency bands
Detectors

Keywords

  • Clock and data recovery (CDR)
  • Embedded clock
  • Receiver

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 140-Mb/s to 1.82-Gb/s continuous-rate embedded clock receiver for flat-panel displays. / Jung, Inhwa; Shin, Daejung; Kim, Taejin; Kim, Chulwoo.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 56, No. 10, 5282592, 01.10.2009, p. 773-777.

Research output: Contribution to journalArticle

@article{9513db8b298649768608d83b5dfea54b,
title = "A 140-Mb/s to 1.82-Gb/s continuous-rate embedded clock receiver for flat-panel displays",
abstract = "A wide-range fast-locking embedded clock receiver, which can provide a continuous data rate of 140 Mb/s to 1.82 Gb/s in a 0.25-μm CMOS process, is presented. A fast lock time of 7.5 μs and a small root-mean-square jitter of 15 ps are achieved by using the proposed frequency-band selection and frequency acquisition schemes, as well as a simple linear-phase detector. The implemented embedded clock receiver occupies 2.00 mm2 consumes currents of 44 and 137 mA at 140 Mb/s and 1.82 Gb/s, respectively, including input/output currents.",
keywords = "Clock and data recovery (CDR), Embedded clock, Receiver",
author = "Inhwa Jung and Daejung Shin and Taejin Kim and Chulwoo Kim",
year = "2009",
month = "10",
day = "1",
doi = "10.1109/TCSII.2009.2030533",
language = "English",
volume = "56",
pages = "773--777",
journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - A 140-Mb/s to 1.82-Gb/s continuous-rate embedded clock receiver for flat-panel displays

AU - Jung, Inhwa

AU - Shin, Daejung

AU - Kim, Taejin

AU - Kim, Chulwoo

PY - 2009/10/1

Y1 - 2009/10/1

N2 - A wide-range fast-locking embedded clock receiver, which can provide a continuous data rate of 140 Mb/s to 1.82 Gb/s in a 0.25-μm CMOS process, is presented. A fast lock time of 7.5 μs and a small root-mean-square jitter of 15 ps are achieved by using the proposed frequency-band selection and frequency acquisition schemes, as well as a simple linear-phase detector. The implemented embedded clock receiver occupies 2.00 mm2 consumes currents of 44 and 137 mA at 140 Mb/s and 1.82 Gb/s, respectively, including input/output currents.

AB - A wide-range fast-locking embedded clock receiver, which can provide a continuous data rate of 140 Mb/s to 1.82 Gb/s in a 0.25-μm CMOS process, is presented. A fast lock time of 7.5 μs and a small root-mean-square jitter of 15 ps are achieved by using the proposed frequency-band selection and frequency acquisition schemes, as well as a simple linear-phase detector. The implemented embedded clock receiver occupies 2.00 mm2 consumes currents of 44 and 137 mA at 140 Mb/s and 1.82 Gb/s, respectively, including input/output currents.

KW - Clock and data recovery (CDR)

KW - Embedded clock

KW - Receiver

UR - http://www.scopus.com/inward/record.url?scp=79955727932&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79955727932&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2009.2030533

DO - 10.1109/TCSII.2009.2030533

M3 - Article

AN - SCOPUS:79955727932

VL - 56

SP - 773

EP - 777

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 10

M1 - 5282592

ER -