A 2-Gb/s/ch Data-Dependent Swing-Limited On-Chip Signaling for Single-Ended Global I/O in SDRAM

Jungtaek You, Junyoung Song, Chulwoo Kim

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This brief proposes a data-dependent swing-limited on-chip signaling for single-ended global I/O in the SDRAM in a 0.13-μm CMOS technology. The SDRAM has multiple global I/O lines for sending and receiving data, which results in a large delay deviation owing to the multi-drop bus topology and a large RC load. Minimizing the delay and its deviation improves the speed of the SDRAM. With the proposed technique, the maximum speed is 2 Gb/s/ch, which is increased by more than 120% under the same channel condition. The power consumption is also reduced compared to that of the conventional scheme; the energy efficiency is 104 fJ/b/mm, respectively.

Original languageEnglish
Article number7279097
Pages (from-to)1207-1211
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume64
Issue number10
DOIs
Publication statusPublished - 2017 Oct 1

Keywords

  • Memory
  • on-chip signaling
  • single-ended global I/O
  • synchronous dynamic random access memory (SDRAM)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 2-Gb/s/ch Data-Dependent Swing-Limited On-Chip Signaling for Single-Ended Global I/O in SDRAM'. Together they form a unique fingerprint.

  • Cite this