A 2 GHz 130 mW direct-digital frequency synthesizer with a nonlinear DAC in 55 nm CMOS

Taegeun Yoo, Hong Chang Yeoh, Yun Hwan Jung, Seong Jin Cho, Yong Sin Kim, Sung Mo Kang, Kwang Hyun Baek

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

This paper presents a direct digital frequency synthesizer (DDFS) based on the nonlinear DAC with a maximum operating frequency of 2 GHz. This work proposes three design methods to enhance the performance of a DDFS. First, a multi-level momentarily activated bias is proposed to reduce power dissipation in the phase accumulator. Second, a coarse phase-based consecutive fine amplitude grouping scheme is presented to reduce hardware complexity and power consumption in the digital decoder. Third, the mixed-wave conversion topology in the nonlinear DAC is proposed to improve the output spectral purity. The DDFS with 9 bit amplitude resolution is capable of producing a minimum spurious-free dynamic range (SFDR) of 55.1 dBc up to Nyquist frequency at the clock frequency of 2 GHz. The prototype DDFS is fabricated in a 55-nm CMOS. It occupies an active area of 0.1 mm2 with a total power dissipation of 130 mW. The figure of merit of this DDFS is 8944 GHz · 2(SFDR/6)/W.

Original languageEnglish
Article number6917224
Pages (from-to)2976-2989
Number of pages14
JournalIEEE Journal of Solid-State Circuits
Volume49
Issue number12
DOIs
Publication statusPublished - 2014 Jan 1

Fingerprint

Frequency synthesizers
Energy dissipation
Clocks
Electric power utilization
Topology
Hardware

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 2 GHz 130 mW direct-digital frequency synthesizer with a nonlinear DAC in 55 nm CMOS. / Yoo, Taegeun; Yeoh, Hong Chang; Jung, Yun Hwan; Cho, Seong Jin; Kim, Yong Sin; Kang, Sung Mo; Baek, Kwang Hyun.

In: IEEE Journal of Solid-State Circuits, Vol. 49, No. 12, 6917224, 01.01.2014, p. 2976-2989.

Research output: Contribution to journalArticle

Yoo, Taegeun ; Yeoh, Hong Chang ; Jung, Yun Hwan ; Cho, Seong Jin ; Kim, Yong Sin ; Kang, Sung Mo ; Baek, Kwang Hyun. / A 2 GHz 130 mW direct-digital frequency synthesizer with a nonlinear DAC in 55 nm CMOS. In: IEEE Journal of Solid-State Circuits. 2014 ; Vol. 49, No. 12. pp. 2976-2989.
@article{d5a988ecb4774d9b8b580519268e51c7,
title = "A 2 GHz 130 mW direct-digital frequency synthesizer with a nonlinear DAC in 55 nm CMOS",
abstract = "This paper presents a direct digital frequency synthesizer (DDFS) based on the nonlinear DAC with a maximum operating frequency of 2 GHz. This work proposes three design methods to enhance the performance of a DDFS. First, a multi-level momentarily activated bias is proposed to reduce power dissipation in the phase accumulator. Second, a coarse phase-based consecutive fine amplitude grouping scheme is presented to reduce hardware complexity and power consumption in the digital decoder. Third, the mixed-wave conversion topology in the nonlinear DAC is proposed to improve the output spectral purity. The DDFS with 9 bit amplitude resolution is capable of producing a minimum spurious-free dynamic range (SFDR) of 55.1 dBc up to Nyquist frequency at the clock frequency of 2 GHz. The prototype DDFS is fabricated in a 55-nm CMOS. It occupies an active area of 0.1 mm2 with a total power dissipation of 130 mW. The figure of merit of this DDFS is 8944 GHz · 2(SFDR/6)/W.",
keywords = "CMOS current mode logic, digital-to-analog converter (DAC), Direct digital frequency synthesizer (DDFS), phase accumulator, segmented nonlinear DAC",
author = "Taegeun Yoo and Yeoh, {Hong Chang} and Jung, {Yun Hwan} and Cho, {Seong Jin} and Kim, {Yong Sin} and Kang, {Sung Mo} and Baek, {Kwang Hyun}",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/JSSC.2014.2359674",
language = "English",
volume = "49",
pages = "2976--2989",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

TY - JOUR

T1 - A 2 GHz 130 mW direct-digital frequency synthesizer with a nonlinear DAC in 55 nm CMOS

AU - Yoo, Taegeun

AU - Yeoh, Hong Chang

AU - Jung, Yun Hwan

AU - Cho, Seong Jin

AU - Kim, Yong Sin

AU - Kang, Sung Mo

AU - Baek, Kwang Hyun

PY - 2014/1/1

Y1 - 2014/1/1

N2 - This paper presents a direct digital frequency synthesizer (DDFS) based on the nonlinear DAC with a maximum operating frequency of 2 GHz. This work proposes three design methods to enhance the performance of a DDFS. First, a multi-level momentarily activated bias is proposed to reduce power dissipation in the phase accumulator. Second, a coarse phase-based consecutive fine amplitude grouping scheme is presented to reduce hardware complexity and power consumption in the digital decoder. Third, the mixed-wave conversion topology in the nonlinear DAC is proposed to improve the output spectral purity. The DDFS with 9 bit amplitude resolution is capable of producing a minimum spurious-free dynamic range (SFDR) of 55.1 dBc up to Nyquist frequency at the clock frequency of 2 GHz. The prototype DDFS is fabricated in a 55-nm CMOS. It occupies an active area of 0.1 mm2 with a total power dissipation of 130 mW. The figure of merit of this DDFS is 8944 GHz · 2(SFDR/6)/W.

AB - This paper presents a direct digital frequency synthesizer (DDFS) based on the nonlinear DAC with a maximum operating frequency of 2 GHz. This work proposes three design methods to enhance the performance of a DDFS. First, a multi-level momentarily activated bias is proposed to reduce power dissipation in the phase accumulator. Second, a coarse phase-based consecutive fine amplitude grouping scheme is presented to reduce hardware complexity and power consumption in the digital decoder. Third, the mixed-wave conversion topology in the nonlinear DAC is proposed to improve the output spectral purity. The DDFS with 9 bit amplitude resolution is capable of producing a minimum spurious-free dynamic range (SFDR) of 55.1 dBc up to Nyquist frequency at the clock frequency of 2 GHz. The prototype DDFS is fabricated in a 55-nm CMOS. It occupies an active area of 0.1 mm2 with a total power dissipation of 130 mW. The figure of merit of this DDFS is 8944 GHz · 2(SFDR/6)/W.

KW - CMOS current mode logic

KW - digital-to-analog converter (DAC)

KW - Direct digital frequency synthesizer (DDFS)

KW - phase accumulator

KW - segmented nonlinear DAC

UR - http://www.scopus.com/inward/record.url?scp=84913603591&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84913603591&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2014.2359674

DO - 10.1109/JSSC.2014.2359674

M3 - Article

AN - SCOPUS:84913603591

VL - 49

SP - 2976

EP - 2989

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 12

M1 - 6917224

ER -