A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile

Sewook Hwang, Minyoung Song, Young Ho Kwak, Inhwa Jung, Chulwoo Kim

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

A frequency-locked loop (FLL) based spread-spectrum clock generator (SSCG) with a memoryless Newton-Raphson modulation profile is introduced in this paper. The SSCG uses an FLL as a main clock generator. It brings not only an area reduction to the SSCG but also the advantage of having multiple frequency deviations. A double binary-weighted DAC is proposed that modulates the frequency information of the frequency detector using a 1-1-1 MASH $\Delta \Sigma$ modulator. The Newton-Raphson mathematical algorithm is applied to the proposed profile generator in order to generate the optimized nonlinear profile without needing any memory, resulting in a reduction in the area and the power consumption. It also makes it possible to have multiple modulation frequencies. The SSCG can support 14 frequency deviations of $\pm 0.5\%$ to 3.5% in steps of 0.5% and three modulation frequencies of $f \rm m, $2 f \rm m and $3 f \rm m. It achieved an EMI reduction of 19.14 dB with a 0.5% down spreading and a 31 kHz modulation frequency, while employing a core area of 0.076 ${\hbox{mm}} 2 in a 0.13-$\mu{\hbox{m}} $ CMOS process and consuming 23.72 mW at 3.5 GHz.

Original languageEnglish
Article number6155616
Pages (from-to)1199-1208
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume47
Issue number5
DOIs
Publication statusPublished - 2012 May 1

Fingerprint

Clocks
Modulation
Frequency modulation
Modulators
Electric power utilization
Detectors
Data storage equipment

Keywords

  • Double binary-weighted DAC
  • EMI reduction
  • frequency modulation
  • frequency-locked loop (FLL)
  • frequency-to-voltage converter (FVC)
  • Newton-Raphson modulation profile
  • nonlinear profile
  • spread-spectrum clock generator (SSCG)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile. / Hwang, Sewook; Song, Minyoung; Kwak, Young Ho; Jung, Inhwa; Kim, Chulwoo.

In: IEEE Journal of Solid-State Circuits, Vol. 47, No. 5, 6155616, 01.05.2012, p. 1199-1208.

Research output: Contribution to journalArticle

Hwang, Sewook ; Song, Minyoung ; Kwak, Young Ho ; Jung, Inhwa ; Kim, Chulwoo. / A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile. In: IEEE Journal of Solid-State Circuits. 2012 ; Vol. 47, No. 5. pp. 1199-1208.
@article{ffa5641c56e1428a9af94dd250e1671d,
title = "A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile",
abstract = "A frequency-locked loop (FLL) based spread-spectrum clock generator (SSCG) with a memoryless Newton-Raphson modulation profile is introduced in this paper. The SSCG uses an FLL as a main clock generator. It brings not only an area reduction to the SSCG but also the advantage of having multiple frequency deviations. A double binary-weighted DAC is proposed that modulates the frequency information of the frequency detector using a 1-1-1 MASH $\Delta \Sigma$ modulator. The Newton-Raphson mathematical algorithm is applied to the proposed profile generator in order to generate the optimized nonlinear profile without needing any memory, resulting in a reduction in the area and the power consumption. It also makes it possible to have multiple modulation frequencies. The SSCG can support 14 frequency deviations of $\pm 0.5\{\%}$ to 3.5{\%} in steps of 0.5{\%} and three modulation frequencies of $f \rm m, $2 f \rm m and $3 f \rm m. It achieved an EMI reduction of 19.14 dB with a 0.5{\%} down spreading and a 31 kHz modulation frequency, while employing a core area of 0.076 ${\hbox{mm}} 2 in a 0.13-$\mu{\hbox{m}} $ CMOS process and consuming 23.72 mW at 3.5 GHz.",
keywords = "Double binary-weighted DAC, EMI reduction, frequency modulation, frequency-locked loop (FLL), frequency-to-voltage converter (FVC), Newton-Raphson modulation profile, nonlinear profile, spread-spectrum clock generator (SSCG)",
author = "Sewook Hwang and Minyoung Song and Kwak, {Young Ho} and Inhwa Jung and Chulwoo Kim",
year = "2012",
month = "5",
day = "1",
doi = "10.1109/JSSC.2012.2183970",
language = "English",
volume = "47",
pages = "1199--1208",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A 3.5 GHz spread-spectrum clock generator with a memoryless newton-raphson modulation profile

AU - Hwang, Sewook

AU - Song, Minyoung

AU - Kwak, Young Ho

AU - Jung, Inhwa

AU - Kim, Chulwoo

PY - 2012/5/1

Y1 - 2012/5/1

N2 - A frequency-locked loop (FLL) based spread-spectrum clock generator (SSCG) with a memoryless Newton-Raphson modulation profile is introduced in this paper. The SSCG uses an FLL as a main clock generator. It brings not only an area reduction to the SSCG but also the advantage of having multiple frequency deviations. A double binary-weighted DAC is proposed that modulates the frequency information of the frequency detector using a 1-1-1 MASH $\Delta \Sigma$ modulator. The Newton-Raphson mathematical algorithm is applied to the proposed profile generator in order to generate the optimized nonlinear profile without needing any memory, resulting in a reduction in the area and the power consumption. It also makes it possible to have multiple modulation frequencies. The SSCG can support 14 frequency deviations of $\pm 0.5\%$ to 3.5% in steps of 0.5% and three modulation frequencies of $f \rm m, $2 f \rm m and $3 f \rm m. It achieved an EMI reduction of 19.14 dB with a 0.5% down spreading and a 31 kHz modulation frequency, while employing a core area of 0.076 ${\hbox{mm}} 2 in a 0.13-$\mu{\hbox{m}} $ CMOS process and consuming 23.72 mW at 3.5 GHz.

AB - A frequency-locked loop (FLL) based spread-spectrum clock generator (SSCG) with a memoryless Newton-Raphson modulation profile is introduced in this paper. The SSCG uses an FLL as a main clock generator. It brings not only an area reduction to the SSCG but also the advantage of having multiple frequency deviations. A double binary-weighted DAC is proposed that modulates the frequency information of the frequency detector using a 1-1-1 MASH $\Delta \Sigma$ modulator. The Newton-Raphson mathematical algorithm is applied to the proposed profile generator in order to generate the optimized nonlinear profile without needing any memory, resulting in a reduction in the area and the power consumption. It also makes it possible to have multiple modulation frequencies. The SSCG can support 14 frequency deviations of $\pm 0.5\%$ to 3.5% in steps of 0.5% and three modulation frequencies of $f \rm m, $2 f \rm m and $3 f \rm m. It achieved an EMI reduction of 19.14 dB with a 0.5% down spreading and a 31 kHz modulation frequency, while employing a core area of 0.076 ${\hbox{mm}} 2 in a 0.13-$\mu{\hbox{m}} $ CMOS process and consuming 23.72 mW at 3.5 GHz.

KW - Double binary-weighted DAC

KW - EMI reduction

KW - frequency modulation

KW - frequency-locked loop (FLL)

KW - frequency-to-voltage converter (FVC)

KW - Newton-Raphson modulation profile

KW - nonlinear profile

KW - spread-spectrum clock generator (SSCG)

UR - http://www.scopus.com/inward/record.url?scp=84862820804&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84862820804&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2012.2183970

DO - 10.1109/JSSC.2012.2183970

M3 - Article

AN - SCOPUS:84862820804

VL - 47

SP - 1199

EP - 1208

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

M1 - 6155616

ER -