A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver

Sewook Hwang; Junyoung Song; Sang Geun Bae; Chulwoo Kim

doi:10.1007/s10470-014-0401-2

A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver

Sewook Hwang, Junyoung Song, Sang Geun Bae, Chulwoo Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

2 Citations (Scopus)

Abstract

A 3 Gb/s wireline transmitter (Tx) with a tapless pre-emphasis current-mode logic output driver is presented in this paper. The proposed output driver can support 2.5, 6 and 10 dB pre-emphasis without any additional current tap. It can reduce the current consumption of the output driver by 30 %. The 1.5 GHz phase-locked loop (PLL), multi-phase generator, and 26-to-1 serializer are utilized to serialize 26-bit parallel data to 1-bit 3 Gb/s serial data stream. The rms and peak-to-peak jitters of PLL are 2.97 and 22.5 ps, respectively. The eye opening of the proposed output driver at 3 Gb/s is 0.8UI with a 10 dB loss channel. The current consumption of the output driver is only 5.14 mA, and the Tx is 9 mA. The area of the Tx is 0.72 mm² using the 0.11 μm CMOS process.

Original language	English
Pages (from-to)	461-469
Number of pages	9
Journal	Analog Integrated Circuits and Signal Processing
Volume	81
Issue number	2
DOIs	https://doi.org/10.1007/s10470-014-0401-2
Publication status	Published - 2014 Oct 22

Keywords

Output driver
Pre-emphasis
Transmitter
Wireline

ASJC Scopus subject areas

Signal Processing
Hardware and Architecture
Surfaces, Coatings and Films

Access to Document

10.1007/s10470-014-0401-2

Fingerprint Dive into the research topics of 'A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver'. Together they form a unique fingerprint.

Cite this

@article{1b37db6cc675436880a2ce1baedaeef7,

title = "A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver",

abstract = "A 3 Gb/s wireline transmitter (Tx) with a tapless pre-emphasis current-mode logic output driver is presented in this paper. The proposed output driver can support 2.5, 6 and 10 dB pre-emphasis without any additional current tap. It can reduce the current consumption of the output driver by 30 %. The 1.5 GHz phase-locked loop (PLL), multi-phase generator, and 26-to-1 serializer are utilized to serialize 26-bit parallel data to 1-bit 3 Gb/s serial data stream. The rms and peak-to-peak jitters of PLL are 2.97 and 22.5 ps, respectively. The eye opening of the proposed output driver at 3 Gb/s is 0.8UI with a 10 dB loss channel. The current consumption of the output driver is only 5.14 mA, and the Tx is 9 mA. The area of the Tx is 0.72 mm2 using the 0.11 μm CMOS process.",

keywords = "Output driver, Pre-emphasis, Transmitter, Wireline",

author = "Sewook Hwang and Junyoung Song and Bae, {Sang Geun} and Chulwoo Kim",

note = "Funding Information: Acknowledgments This work was supported by the System Semiconductor Technology Development Program (No. 10041082) funded by the Ministry of Knowledge Economy(MKE, Korea); fabrication was supported by the MPW of IDEC. Publisher Copyright: {\textcopyright} 2014, Springer Science+Business Media New York.",

year = "2014",

month = oct,

day = "22",

doi = "10.1007/s10470-014-0401-2",

language = "English",

volume = "81",

pages = "461--469",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "2",

}

TY - JOUR

T1 - A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver

AU - Hwang, Sewook

AU - Song, Junyoung

AU - Bae, Sang Geun

AU - Kim, Chulwoo

N1 - Funding Information: Acknowledgments This work was supported by the System Semiconductor Technology Development Program (No. 10041082) funded by the Ministry of Knowledge Economy(MKE, Korea); fabrication was supported by the MPW of IDEC. Publisher Copyright: © 2014, Springer Science+Business Media New York.

PY - 2014/10/22

Y1 - 2014/10/22

N2 - A 3 Gb/s wireline transmitter (Tx) with a tapless pre-emphasis current-mode logic output driver is presented in this paper. The proposed output driver can support 2.5, 6 and 10 dB pre-emphasis without any additional current tap. It can reduce the current consumption of the output driver by 30 %. The 1.5 GHz phase-locked loop (PLL), multi-phase generator, and 26-to-1 serializer are utilized to serialize 26-bit parallel data to 1-bit 3 Gb/s serial data stream. The rms and peak-to-peak jitters of PLL are 2.97 and 22.5 ps, respectively. The eye opening of the proposed output driver at 3 Gb/s is 0.8UI with a 10 dB loss channel. The current consumption of the output driver is only 5.14 mA, and the Tx is 9 mA. The area of the Tx is 0.72 mm2 using the 0.11 μm CMOS process.

AB - A 3 Gb/s wireline transmitter (Tx) with a tapless pre-emphasis current-mode logic output driver is presented in this paper. The proposed output driver can support 2.5, 6 and 10 dB pre-emphasis without any additional current tap. It can reduce the current consumption of the output driver by 30 %. The 1.5 GHz phase-locked loop (PLL), multi-phase generator, and 26-to-1 serializer are utilized to serialize 26-bit parallel data to 1-bit 3 Gb/s serial data stream. The rms and peak-to-peak jitters of PLL are 2.97 and 22.5 ps, respectively. The eye opening of the proposed output driver at 3 Gb/s is 0.8UI with a 10 dB loss channel. The current consumption of the output driver is only 5.14 mA, and the Tx is 9 mA. The area of the Tx is 0.72 mm2 using the 0.11 μm CMOS process.

KW - Output driver

KW - Pre-emphasis

KW - Transmitter

KW - Wireline

UR - http://www.scopus.com/inward/record.url?scp=84919392417&partnerID=8YFLogxK

U2 - 10.1007/s10470-014-0401-2

DO - 10.1007/s10470-014-0401-2

M3 - Article

AN - SCOPUS:84919392417

VL - 81

SP - 461

EP - 469

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

IS - 2