A 4 × 5-Gb/s 1.12-μs Locking Time Reference-Less Receiver with Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels

Junyoung Song, Sewook Hwang, Chulwoo Kim

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)

Abstract

A 4 × 5-Gb/s reference-less receiver is proposed in a 0.13-μm CMOS technology. In the proposed reference-less clock and data recovery (CDR) circuit, asynchronous sampling-based frequency acquisition is proposed to achieve a fast frequency locking, and VCO calibration is proposed to attain a constant loop bandwidth. To reduce noise caused by multiple VCOs, a clock signal is forwarded from the main channel to the subchannels, and skews between the channels are compensated by a skew compensation algorithm. In the main channel, the reference-less CDR achieves a 1.12-μs locking time, and the measured standard deviation of VCO gain is reduced from 0.33 to 0.08. The recovered clock jitter in the main channel is 1.591 psrms, and the power consumption of the main channel and the subchannels are 3.53 and 2.16 mW/Gb/s, respectively.

Original languageEnglish
Article number7404061
Pages (from-to)2768-2777
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume24
Issue number8
DOIs
Publication statusPublished - 2016 Aug

Keywords

  • Clock and data recovery (CDR)
  • VCO calibration
  • deskew algorithm
  • frequency detection
  • multichannel interface
  • referenceless receiver

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 4 × 5-Gb/s 1.12-μs Locking Time Reference-Less Receiver with Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels'. Together they form a unique fingerprint.

Cite this