A 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction technique

Junyoung Song; Sewook Hwang; Tae Chan Kim; Chulwoo Kim

doi:10.1007/s10470-014-0258-4

A 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction technique

Junyoung Song, Sewook Hwang, Tae Chan Kim, Chulwoo Kim

School of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

Abstract

In this Letter, 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction is proposed. A reference spur is occurred by updating DCO control code at every reference clock period. To reduce a reference spur component, the phase detector which transfers phase error information only when phase error is detected has been designed. The measured clock jitter is 2.528 ps_rms at 1.5 GHz operation, and 3.991 ps_rms at 400 MHz operation. The ADPLL occupies 0.088 mm², and consumes 1.19 mW at 1.5 GHz. This ADPLL is implemented in 65 nm CMOS technology.

Original language	English
Pages (from-to)	183-189
Number of pages	7
Journal	Analog Integrated Circuits and Signal Processing
Volume	79
Issue number	1
DOIs	https://doi.org/10.1007/s10470-014-0258-4
Publication status	Published - 2014 Apr

Keywords

All-digital PLL
Integer-N PLL
Spur reduction
Wide-range PLL

ASJC Scopus subject areas

Signal Processing
Hardware and Architecture
Surfaces, Coatings and Films

Access to Document

10.1007/s10470-014-0258-4

Cite this

@article{4a0c6e3a77154385945e41b648d64946,

title = "A 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction technique",

abstract = "In this Letter, 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction is proposed. A reference spur is occurred by updating DCO control code at every reference clock period. To reduce a reference spur component, the phase detector which transfers phase error information only when phase error is detected has been designed. The measured clock jitter is 2.528 psrms at 1.5 GHz operation, and 3.991 psrms at 400 MHz operation. The ADPLL occupies 0.088 mm2, and consumes 1.19 mW at 1.5 GHz. This ADPLL is implemented in 65 nm CMOS technology.",

keywords = "All-digital PLL, Integer-N PLL, Spur reduction, Wide-range PLL",

author = "Junyoung Song and Sewook Hwang and Kim, {Tae Chan} and Chulwoo Kim",

note = "Funding Information: Acknowledgments This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (No. 2011-0020128); fabrication was supported by the MPW of IDEC.",

year = "2014",

month = apr,

doi = "10.1007/s10470-014-0258-4",

language = "English",

volume = "79",

pages = "183--189",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "1",

}

TY - JOUR

T1 - A 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction technique

AU - Song, Junyoung

AU - Hwang, Sewook

AU - Kim, Tae Chan

AU - Kim, Chulwoo

N1 - Funding Information: Acknowledgments This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (No. 2011-0020128); fabrication was supported by the MPW of IDEC.

PY - 2014/4

Y1 - 2014/4

N2 - In this Letter, 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction is proposed. A reference spur is occurred by updating DCO control code at every reference clock period. To reduce a reference spur component, the phase detector which transfers phase error information only when phase error is detected has been designed. The measured clock jitter is 2.528 psrms at 1.5 GHz operation, and 3.991 psrms at 400 MHz operation. The ADPLL occupies 0.088 mm2, and consumes 1.19 mW at 1.5 GHz. This ADPLL is implemented in 65 nm CMOS technology.

AB - In this Letter, 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction is proposed. A reference spur is occurred by updating DCO control code at every reference clock period. To reduce a reference spur component, the phase detector which transfers phase error information only when phase error is detected has been designed. The measured clock jitter is 2.528 psrms at 1.5 GHz operation, and 3.991 psrms at 400 MHz operation. The ADPLL occupies 0.088 mm2, and consumes 1.19 mW at 1.5 GHz. This ADPLL is implemented in 65 nm CMOS technology.

KW - All-digital PLL

KW - Integer-N PLL

KW - Spur reduction

KW - Wide-range PLL

UR - http://www.scopus.com/inward/record.url?scp=84896314185&partnerID=8YFLogxK

U2 - 10.1007/s10470-014-0258-4

DO - 10.1007/s10470-014-0258-4

M3 - Article

AN - SCOPUS:84896314185

SN - 0925-1030

VL - 79

SP - 183

EP - 189

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 1

ER -

A 400 MHz-1.5 GHz all digital integer-N PLL with a reference spur reduction technique

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this