A 5-bit 500-MS/s time-domain flash ADC in 0.18-μm CMOS

Young Jae Min, Ammar Abdullah, Hoon Ki Kim, Soo Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

A 5-bit 500-MS/s time-domain flash ADC is presented. The proposed ADC consists of a reference resistor ladder, two voltage-to-time converter arrays, a time-domain comparator array and a digital encoder without sample-and-hold. In order to achieve low-power consumption with high conversion-speed and to enhance design reusability in terms of a highly digital implementation with more regular mask patterns, the time-domain comparison is devised in the flash ADC. The prototype has been implemented and fabricated in a standard 0.18μm CMOS technology and occupies 0.132mm 2 without pads. The measured SNDR and SFDR up to the Nyquist frequency are 26.6 and 35.1 dB, respectively. And the peak DNL and INL are measured as 0.43 LSB and 0.58 LSB, respectively. The prototype consumes 8mW with a 1.8-V supply voltage.

Original languageEnglish
Title of host publication2011 International Symposium on Integrated Circuits, ISIC 2011
Pages336-339
Number of pages4
DOIs
Publication statusPublished - 2011
Event2011 International Symposium on Integrated Circuits, ISIC 2011 - SingaporeSingapore, Singapore
Duration: 2011 Dec 122011 Dec 14

Publication series

Name2011 International Symposium on Integrated Circuits, ISIC 2011

Other

Other2011 International Symposium on Integrated Circuits, ISIC 2011
Country/TerritorySingapore
CitySingaporeSingapore
Period11/12/1211/12/14

Keywords

  • Analog-to-digital converter
  • Flash converter
  • Time-domain comparison
  • Voltage-to-time converter

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 5-bit 500-MS/s time-domain flash ADC in 0.18-μm CMOS'. Together they form a unique fingerprint.

Cite this