A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface

Hyun Woo Lee, Yong Hoon Kim, Won Joo Yun, Eun Young Park, Kang Youl Lee, Jaeil Kim, Kwang Hyun Kim, Jong Ho Jung, Kyung Whan Kim, Nam Gyu Rye, Kwan Weon Kim, Jun Hyun Chun, Chulwoo Kim, Young Jung Choi, Byong Tae Chung, Joong Sik Kih

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A 7.7mW/1.0ns/1.35V digital delay locked loop has been proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power operation and low jitter, which is primarily caused by the length of the delay line. The merged dual coarse delay line (MDCDL) is employed for low power and high frequency operation. This DLL utilizes an OR-AND DCC for wide duty cycle correction capability. The proposed DLL for DDR3 SDRAM is fabricated by a 54nm DRAM process technology. Experimental results show that ±10% duty error of external clock can be corrected in less than 400 cycles locking time with 1.0GHz operation frequency at 1.35V.

Original languageEnglish
Title of host publicationISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems
Pages3861-3864
Number of pages4
DOIs
Publication statusPublished - 2010 Aug 31
Event2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010 - Paris, France
Duration: 2010 May 302010 Jun 2

Other

Other2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010
CountryFrance
CityParis
Period10/5/3010/6/2

Fingerprint

Dynamic random access storage
Electric delay lines
Jitter
Clocks

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lee, H. W., Kim, Y. H., Yun, W. J., Park, E. Y., Lee, K. Y., Kim, J., ... Kih, J. S. (2010). A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface. In ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems (pp. 3861-3864). [5537703] https://doi.org/10.1109/ISCAS.2010.5537703

A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface. / Lee, Hyun Woo; Kim, Yong Hoon; Yun, Won Joo; Park, Eun Young; Lee, Kang Youl; Kim, Jaeil; Kim, Kwang Hyun; Jung, Jong Ho; Kim, Kyung Whan; Rye, Nam Gyu; Kim, Kwan Weon; Chun, Jun Hyun; Kim, Chulwoo; Choi, Young Jung; Chung, Byong Tae; Kih, Joong Sik.

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. p. 3861-3864 5537703.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lee, HW, Kim, YH, Yun, WJ, Park, EY, Lee, KY, Kim, J, Kim, KH, Jung, JH, Kim, KW, Rye, NG, Kim, KW, Chun, JH, Kim, C, Choi, YJ, Chung, BT & Kih, JS 2010, A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface. in ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems., 5537703, pp. 3861-3864, 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010, Paris, France, 10/5/30. https://doi.org/10.1109/ISCAS.2010.5537703
Lee HW, Kim YH, Yun WJ, Park EY, Lee KY, Kim J et al. A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface. In ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. p. 3861-3864. 5537703 https://doi.org/10.1109/ISCAS.2010.5537703
Lee, Hyun Woo ; Kim, Yong Hoon ; Yun, Won Joo ; Park, Eun Young ; Lee, Kang Youl ; Kim, Jaeil ; Kim, Kwang Hyun ; Jung, Jong Ho ; Kim, Kyung Whan ; Rye, Nam Gyu ; Kim, Kwan Weon ; Chun, Jun Hyun ; Kim, Chulwoo ; Choi, Young Jung ; Chung, Byong Tae ; Kih, Joong Sik. / A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface. ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. pp. 3861-3864
@inproceedings{6a2e43c2486a431ab2b31f5bd18a9aa7,
title = "A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface",
abstract = "A 7.7mW/1.0ns/1.35V digital delay locked loop has been proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power operation and low jitter, which is primarily caused by the length of the delay line. The merged dual coarse delay line (MDCDL) is employed for low power and high frequency operation. This DLL utilizes an OR-AND DCC for wide duty cycle correction capability. The proposed DLL for DDR3 SDRAM is fabricated by a 54nm DRAM process technology. Experimental results show that ±10{\%} duty error of external clock can be corrected in less than 400 cycles locking time with 1.0GHz operation frequency at 1.35V.",
author = "Lee, {Hyun Woo} and Kim, {Yong Hoon} and Yun, {Won Joo} and Park, {Eun Young} and Lee, {Kang Youl} and Jaeil Kim and Kim, {Kwang Hyun} and Jung, {Jong Ho} and Kim, {Kyung Whan} and Rye, {Nam Gyu} and Kim, {Kwan Weon} and Chun, {Jun Hyun} and Chulwoo Kim and Choi, {Young Jung} and Chung, {Byong Tae} and Kih, {Joong Sik}",
year = "2010",
month = "8",
day = "31",
doi = "10.1109/ISCAS.2010.5537703",
language = "English",
isbn = "9781424453085",
pages = "3861--3864",
booktitle = "ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",

}

TY - GEN

T1 - A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface

AU - Lee, Hyun Woo

AU - Kim, Yong Hoon

AU - Yun, Won Joo

AU - Park, Eun Young

AU - Lee, Kang Youl

AU - Kim, Jaeil

AU - Kim, Kwang Hyun

AU - Jung, Jong Ho

AU - Kim, Kyung Whan

AU - Rye, Nam Gyu

AU - Kim, Kwan Weon

AU - Chun, Jun Hyun

AU - Kim, Chulwoo

AU - Choi, Young Jung

AU - Chung, Byong Tae

AU - Kih, Joong Sik

PY - 2010/8/31

Y1 - 2010/8/31

N2 - A 7.7mW/1.0ns/1.35V digital delay locked loop has been proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power operation and low jitter, which is primarily caused by the length of the delay line. The merged dual coarse delay line (MDCDL) is employed for low power and high frequency operation. This DLL utilizes an OR-AND DCC for wide duty cycle correction capability. The proposed DLL for DDR3 SDRAM is fabricated by a 54nm DRAM process technology. Experimental results show that ±10% duty error of external clock can be corrected in less than 400 cycles locking time with 1.0GHz operation frequency at 1.35V.

AB - A 7.7mW/1.0ns/1.35V digital delay locked loop has been proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power operation and low jitter, which is primarily caused by the length of the delay line. The merged dual coarse delay line (MDCDL) is employed for low power and high frequency operation. This DLL utilizes an OR-AND DCC for wide duty cycle correction capability. The proposed DLL for DDR3 SDRAM is fabricated by a 54nm DRAM process technology. Experimental results show that ±10% duty error of external clock can be corrected in less than 400 cycles locking time with 1.0GHz operation frequency at 1.35V.

UR - http://www.scopus.com/inward/record.url?scp=77955992704&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955992704&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2010.5537703

DO - 10.1109/ISCAS.2010.5537703

M3 - Conference contribution

SN - 9781424453085

SP - 3861

EP - 3864

BT - ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

ER -