A CMOS magnetic hall sensor using a switched biasing amplifier

Young Jae Min; Chan Keun Kwon; Hoon Ki Kim; Chulwoo Kim; Soo Won Kim

doi:10.1109/JSEN.2011.2169055

A CMOS magnetic hall sensor using a switched biasing amplifier

Young Jae Min, Chan Keun Kwon, Hoon Ki Kim, Chulwoo Kim, Soo Won Kim

Research output: Contribution to journal › Article › peer-review

24 Citations (Scopus)

Abstract

A compact CMOS magnetic Hall sensor that includes both a Hall plate and readout circuit is proposed. In order to achieve a low-noise and low-power operation, the sensor employs a switched biasing amplifier with a chopper. The prototype has been implemented and fabricated in a high-voltage 0.18 μm CMOS process and occupies 0.624 mm ². Owing to the switched biasing amplifier, the input-referred noise is reduced from 41 μT √Hz to 25 μT √Hz. The entire sensor consumes 4.5 mW with a 3.3 V supply voltage.

Original language	English
Article number	6026216
Pages (from-to)	1195-1196
Number of pages	2
Journal	IEEE Sensors Journal
Volume	12
Issue number	5
DOIs	https://doi.org/10.1109/JSEN.2011.2169055
Publication status	Published - 2012

Keywords

1/f noise
CMOS
dynamic offset cancellation
magnetic Hall sensor
switched biasing amplifier

ASJC Scopus subject areas

Instrumentation
Electrical and Electronic Engineering

Access to Document

10.1109/JSEN.2011.2169055

Cite this

@article{d292a43af7004f19a198ef6567058c3f,

title = "A CMOS magnetic hall sensor using a switched biasing amplifier",

abstract = "A compact CMOS magnetic Hall sensor that includes both a Hall plate and readout circuit is proposed. In order to achieve a low-noise and low-power operation, the sensor employs a switched biasing amplifier with a chopper. The prototype has been implemented and fabricated in a high-voltage 0.18 μm CMOS process and occupies 0.624 mm 2. Owing to the switched biasing amplifier, the input-referred noise is reduced from 41 μT √Hz to 25 μT √Hz. The entire sensor consumes 4.5 mW with a 3.3 V supply voltage.",

keywords = "1/f noise, CMOS, dynamic offset cancellation, magnetic Hall sensor, switched biasing amplifier",

author = "Min, {Young Jae} and Kwon, {Chan Keun} and Kim, {Hoon Ki} and Chulwoo Kim and Kim, {Soo Won}",

note = "Funding Information: Manuscript received May 13, 2011; revised July 25, 2011; accepted September 09, 2011. Date of publication September 22, 2011; date of current version April 11, 2012. This work was supported in part by Samsung Electro-Mechanics Company, Ltd., and the National Research Foundation of Korea Grant funded by the Korean Government (NRF-2011-355-D00035), and the CAD tools were supported by the IC Design Education Center (IDEC). The associate editor coordinating the review of this paper and approving it for publication was Dr. Patrick Ruther.",

year = "2012",

doi = "10.1109/JSEN.2011.2169055",

language = "English",

volume = "12",

pages = "1195--1196",

journal = "IEEE Sensors Journal",

issn = "1530-437X",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

TY - JOUR

T1 - A CMOS magnetic hall sensor using a switched biasing amplifier

AU - Min, Young Jae

AU - Kwon, Chan Keun

AU - Kim, Hoon Ki

AU - Kim, Chulwoo

AU - Kim, Soo Won

N1 - Funding Information: Manuscript received May 13, 2011; revised July 25, 2011; accepted September 09, 2011. Date of publication September 22, 2011; date of current version April 11, 2012. This work was supported in part by Samsung Electro-Mechanics Company, Ltd., and the National Research Foundation of Korea Grant funded by the Korean Government (NRF-2011-355-D00035), and the CAD tools were supported by the IC Design Education Center (IDEC). The associate editor coordinating the review of this paper and approving it for publication was Dr. Patrick Ruther.

PY - 2012

Y1 - 2012

N2 - A compact CMOS magnetic Hall sensor that includes both a Hall plate and readout circuit is proposed. In order to achieve a low-noise and low-power operation, the sensor employs a switched biasing amplifier with a chopper. The prototype has been implemented and fabricated in a high-voltage 0.18 μm CMOS process and occupies 0.624 mm 2. Owing to the switched biasing amplifier, the input-referred noise is reduced from 41 μT √Hz to 25 μT √Hz. The entire sensor consumes 4.5 mW with a 3.3 V supply voltage.

AB - A compact CMOS magnetic Hall sensor that includes both a Hall plate and readout circuit is proposed. In order to achieve a low-noise and low-power operation, the sensor employs a switched biasing amplifier with a chopper. The prototype has been implemented and fabricated in a high-voltage 0.18 μm CMOS process and occupies 0.624 mm 2. Owing to the switched biasing amplifier, the input-referred noise is reduced from 41 μT √Hz to 25 μT √Hz. The entire sensor consumes 4.5 mW with a 3.3 V supply voltage.

KW - 1/f noise

KW - CMOS

KW - dynamic offset cancellation

KW - magnetic Hall sensor

KW - switched biasing amplifier

UR - http://www.scopus.com/inward/record.url?scp=84859952516&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84859952516&partnerID=8YFLogxK

U2 - 10.1109/JSEN.2011.2169055

DO - 10.1109/JSEN.2011.2169055

M3 - Article

AN - SCOPUS:84859952516

SN - 1530-437X

VL - 12

SP - 1195

EP - 1196

JO - IEEE Sensors Journal

JF - IEEE Sensors Journal

IS - 5

M1 - 6026216

ER -

A CMOS magnetic hall sensor using a switched biasing amplifier

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this