A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation

Young J. Min, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

A CMOS TDC-based digital magnetic Mall sensor using the self temperature compensation schemes is proposed. The proposed sensor consists of the sensor device, its bias and signal-processing circuit which is fully compatible with a standard CMOS technology. For the high magnetic sensitivity, the MAGFET is implemented with proper geometric parameters. The TDC-based digital circuit is proposed for the low power consumption and easy design. The self temperature compensation schemes of mobility and threshold voltage temperature effects are utilized for the low temperature variation. The proposed sensor is implemented with a standard 0.18μm CMOS technology and shows the good detectable resolution by 0.8μT under magnetic fields ranging from 0 to 0.8T and temperature variations by 250nT ranging from -40°C to +80°C. And the very low power consumption by 36μnW at 1.8V supply voltage is measured.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
Pages329-332
Number of pages4
DOIs
Publication statusPublished - 2008
EventIEEE 2008 Custom Integrated Circuits Conference, CICC 2008 - San Jose, CA, United States
Duration: 2008 Sep 212008 Sep 24

Other

OtherIEEE 2008 Custom Integrated Circuits Conference, CICC 2008
CountryUnited States
CitySan Jose, CA
Period08/9/2108/9/24

Fingerprint

Sensors
Electric power utilization
Shopping centers
Temperature
Digital circuits
Threshold voltage
Thermal effects
Signal processing
Magnetic fields
Compensation and Redress
Networks (circuits)
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Min, Y. J., & Kim, S-W. (2008). A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation. In Proceedings of the Custom Integrated Circuits Conference (pp. 329-332). [4672088] https://doi.org/10.1109/CICC.2008.4672088

A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation. / Min, Young J.; Kim, Soo-Won.

Proceedings of the Custom Integrated Circuits Conference. 2008. p. 329-332 4672088.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Min, YJ & Kim, S-W 2008, A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation. in Proceedings of the Custom Integrated Circuits Conference., 4672088, pp. 329-332, IEEE 2008 Custom Integrated Circuits Conference, CICC 2008, San Jose, CA, United States, 08/9/21. https://doi.org/10.1109/CICC.2008.4672088
Min YJ, Kim S-W. A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation. In Proceedings of the Custom Integrated Circuits Conference. 2008. p. 329-332. 4672088 https://doi.org/10.1109/CICC.2008.4672088
Min, Young J. ; Kim, Soo-Won. / A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation. Proceedings of the Custom Integrated Circuits Conference. 2008. pp. 329-332
@inproceedings{b37b91ce0dc84964b6cfe23cade825ec,
title = "A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation",
abstract = "A CMOS TDC-based digital magnetic Mall sensor using the self temperature compensation schemes is proposed. The proposed sensor consists of the sensor device, its bias and signal-processing circuit which is fully compatible with a standard CMOS technology. For the high magnetic sensitivity, the MAGFET is implemented with proper geometric parameters. The TDC-based digital circuit is proposed for the low power consumption and easy design. The self temperature compensation schemes of mobility and threshold voltage temperature effects are utilized for the low temperature variation. The proposed sensor is implemented with a standard 0.18μm CMOS technology and shows the good detectable resolution by 0.8μT under magnetic fields ranging from 0 to 0.8T and temperature variations by 250nT ranging from -40°C to +80°C. And the very low power consumption by 36μnW at 1.8V supply voltage is measured.",
author = "Min, {Young J.} and Soo-Won Kim",
year = "2008",
doi = "10.1109/CICC.2008.4672088",
language = "English",
pages = "329--332",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",

}

TY - GEN

T1 - A CMOS TDC-based digital magnetic hall sensor using the self temperature compensation

AU - Min, Young J.

AU - Kim, Soo-Won

PY - 2008

Y1 - 2008

N2 - A CMOS TDC-based digital magnetic Mall sensor using the self temperature compensation schemes is proposed. The proposed sensor consists of the sensor device, its bias and signal-processing circuit which is fully compatible with a standard CMOS technology. For the high magnetic sensitivity, the MAGFET is implemented with proper geometric parameters. The TDC-based digital circuit is proposed for the low power consumption and easy design. The self temperature compensation schemes of mobility and threshold voltage temperature effects are utilized for the low temperature variation. The proposed sensor is implemented with a standard 0.18μm CMOS technology and shows the good detectable resolution by 0.8μT under magnetic fields ranging from 0 to 0.8T and temperature variations by 250nT ranging from -40°C to +80°C. And the very low power consumption by 36μnW at 1.8V supply voltage is measured.

AB - A CMOS TDC-based digital magnetic Mall sensor using the self temperature compensation schemes is proposed. The proposed sensor consists of the sensor device, its bias and signal-processing circuit which is fully compatible with a standard CMOS technology. For the high magnetic sensitivity, the MAGFET is implemented with proper geometric parameters. The TDC-based digital circuit is proposed for the low power consumption and easy design. The self temperature compensation schemes of mobility and threshold voltage temperature effects are utilized for the low temperature variation. The proposed sensor is implemented with a standard 0.18μm CMOS technology and shows the good detectable resolution by 0.8μT under magnetic fields ranging from 0 to 0.8T and temperature variations by 250nT ranging from -40°C to +80°C. And the very low power consumption by 36μnW at 1.8V supply voltage is measured.

UR - http://www.scopus.com/inward/record.url?scp=57849121642&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57849121642&partnerID=8YFLogxK

U2 - 10.1109/CICC.2008.4672088

DO - 10.1109/CICC.2008.4672088

M3 - Conference contribution

AN - SCOPUS:57849121642

SP - 329

EP - 332

BT - Proceedings of the Custom Integrated Circuits Conference

ER -