A compact and high performance switch for circuit-switched network-on-chip

Phi Hung Pham, Yogendera Kumar, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.

Original languageEnglish
Title of host publication2006 IEEE International Systems-on-Chip Conference, SOC
Pages53-56
Number of pages4
DOIs
Publication statusPublished - 2007 Dec 1
Event2006 IEEE International Systems-on-Chip Conference, SOC - Austin, TX, United States
Duration: 2006 Sep 242006 Sep 27

Other

Other2006 IEEE International Systems-on-Chip Conference, SOC
CountryUnited States
CityAustin, TX
Period06/9/2406/9/27

Fingerprint

Switching networks
Switches
Networks (circuits)
Energy efficiency
Topology
Network-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Pham, P. H., Kumar, Y., & Kim, C. (2007). A compact and high performance switch for circuit-switched network-on-chip. In 2006 IEEE International Systems-on-Chip Conference, SOC (pp. 53-56). [4063011] https://doi.org/10.1109/SOCC.2006.283842

A compact and high performance switch for circuit-switched network-on-chip. / Pham, Phi Hung; Kumar, Yogendera; Kim, Chulwoo.

2006 IEEE International Systems-on-Chip Conference, SOC. 2007. p. 53-56 4063011.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Pham, PH, Kumar, Y & Kim, C 2007, A compact and high performance switch for circuit-switched network-on-chip. in 2006 IEEE International Systems-on-Chip Conference, SOC., 4063011, pp. 53-56, 2006 IEEE International Systems-on-Chip Conference, SOC, Austin, TX, United States, 06/9/24. https://doi.org/10.1109/SOCC.2006.283842
Pham PH, Kumar Y, Kim C. A compact and high performance switch for circuit-switched network-on-chip. In 2006 IEEE International Systems-on-Chip Conference, SOC. 2007. p. 53-56. 4063011 https://doi.org/10.1109/SOCC.2006.283842
Pham, Phi Hung ; Kumar, Yogendera ; Kim, Chulwoo. / A compact and high performance switch for circuit-switched network-on-chip. 2006 IEEE International Systems-on-Chip Conference, SOC. 2007. pp. 53-56
@inproceedings{f4db9c5892ff43a0a36987588a53198d,
title = "A compact and high performance switch for circuit-switched network-on-chip",
abstract = "Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.",
author = "Pham, {Phi Hung} and Yogendera Kumar and Chulwoo Kim",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/SOCC.2006.283842",
language = "English",
isbn = "0780397819",
pages = "53--56",
booktitle = "2006 IEEE International Systems-on-Chip Conference, SOC",

}

TY - GEN

T1 - A compact and high performance switch for circuit-switched network-on-chip

AU - Pham, Phi Hung

AU - Kumar, Yogendera

AU - Kim, Chulwoo

PY - 2007/12/1

Y1 - 2007/12/1

N2 - Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.

AB - Compact switch architecture and its fast pathsetup scheme for circuit-switched on chip network adopting 4×4 torus topology has been presented. Proposed switch has been synthesized and analyzed using 0.13μm CMOS process technology. Performance evaluation shows considerable energy efficiency and almost 5 times smaller area compared to the other switches.

UR - http://www.scopus.com/inward/record.url?scp=43749099197&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43749099197&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2006.283842

DO - 10.1109/SOCC.2006.283842

M3 - Conference contribution

AN - SCOPUS:43749099197

SN - 0780397819

SN - 9780780397811

SP - 53

EP - 56

BT - 2006 IEEE International Systems-on-Chip Conference, SOC

ER -