A delay line with highly linear thermal sensitivity for smart temperature sensor

Nguyen Thanh Trung, Kwansu Shon, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A highly linear thermal sensitivity delay line for smart temperature sensor is presented. The proposed delay line is a current starved inverter chain. A simple bias current source circuit is incorporated with the delay line to generate a current inversely proportional to temperature based on the transconductance characteristics of a MOS device at the vicinity of the zero temperature coefficient (ZTC) point. Simulation results in a 0.18μm CMOS technology show that the proposed delay line has a higher linearity within 0.24 °C in a wider temperature range from -40°C to 120°C compared with conventional structures.

Original languageEnglish
Title of host publicationMidwest Symposium on Circuits and Systems
Pages899-902
Number of pages4
DOIs
Publication statusPublished - 2007 Dec 1
Event2007 50th Midwest Symposium on Circuits and Systems, MWSCAS - Conference - Montreal, QC, Canada
Duration: 2007 Aug 52007 Aug 8

Other

Other2007 50th Midwest Symposium on Circuits and Systems, MWSCAS - Conference
CountryCanada
CityMontreal, QC
Period07/8/507/8/8

Fingerprint

Smart sensors
Electric delay lines
Temperature sensors
MOS devices
Bias currents
Transconductance
Temperature
Hot Temperature
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Trung, N. T., Shon, K., & Kim, S-W. (2007). A delay line with highly linear thermal sensitivity for smart temperature sensor. In Midwest Symposium on Circuits and Systems (pp. 899-902). [4488716] https://doi.org/10.1109/MWSCAS.2007.4488716

A delay line with highly linear thermal sensitivity for smart temperature sensor. / Trung, Nguyen Thanh; Shon, Kwansu; Kim, Soo-Won.

Midwest Symposium on Circuits and Systems. 2007. p. 899-902 4488716.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Trung, NT, Shon, K & Kim, S-W 2007, A delay line with highly linear thermal sensitivity for smart temperature sensor. in Midwest Symposium on Circuits and Systems., 4488716, pp. 899-902, 2007 50th Midwest Symposium on Circuits and Systems, MWSCAS - Conference, Montreal, QC, Canada, 07/8/5. https://doi.org/10.1109/MWSCAS.2007.4488716
Trung NT, Shon K, Kim S-W. A delay line with highly linear thermal sensitivity for smart temperature sensor. In Midwest Symposium on Circuits and Systems. 2007. p. 899-902. 4488716 https://doi.org/10.1109/MWSCAS.2007.4488716
Trung, Nguyen Thanh ; Shon, Kwansu ; Kim, Soo-Won. / A delay line with highly linear thermal sensitivity for smart temperature sensor. Midwest Symposium on Circuits and Systems. 2007. pp. 899-902
@inproceedings{b75cc90ef68042af88146e833253079d,
title = "A delay line with highly linear thermal sensitivity for smart temperature sensor",
abstract = "A highly linear thermal sensitivity delay line for smart temperature sensor is presented. The proposed delay line is a current starved inverter chain. A simple bias current source circuit is incorporated with the delay line to generate a current inversely proportional to temperature based on the transconductance characteristics of a MOS device at the vicinity of the zero temperature coefficient (ZTC) point. Simulation results in a 0.18μm CMOS technology show that the proposed delay line has a higher linearity within 0.24 °C in a wider temperature range from -40°C to 120°C compared with conventional structures.",
author = "Trung, {Nguyen Thanh} and Kwansu Shon and Soo-Won Kim",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/MWSCAS.2007.4488716",
language = "English",
isbn = "1424411769",
pages = "899--902",
booktitle = "Midwest Symposium on Circuits and Systems",

}

TY - GEN

T1 - A delay line with highly linear thermal sensitivity for smart temperature sensor

AU - Trung, Nguyen Thanh

AU - Shon, Kwansu

AU - Kim, Soo-Won

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A highly linear thermal sensitivity delay line for smart temperature sensor is presented. The proposed delay line is a current starved inverter chain. A simple bias current source circuit is incorporated with the delay line to generate a current inversely proportional to temperature based on the transconductance characteristics of a MOS device at the vicinity of the zero temperature coefficient (ZTC) point. Simulation results in a 0.18μm CMOS technology show that the proposed delay line has a higher linearity within 0.24 °C in a wider temperature range from -40°C to 120°C compared with conventional structures.

AB - A highly linear thermal sensitivity delay line for smart temperature sensor is presented. The proposed delay line is a current starved inverter chain. A simple bias current source circuit is incorporated with the delay line to generate a current inversely proportional to temperature based on the transconductance characteristics of a MOS device at the vicinity of the zero temperature coefficient (ZTC) point. Simulation results in a 0.18μm CMOS technology show that the proposed delay line has a higher linearity within 0.24 °C in a wider temperature range from -40°C to 120°C compared with conventional structures.

UR - http://www.scopus.com/inward/record.url?scp=51449087352&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51449087352&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2007.4488716

DO - 10.1109/MWSCAS.2007.4488716

M3 - Conference contribution

AN - SCOPUS:51449087352

SN - 1424411769

SN - 9781424411764

SP - 899

EP - 902

BT - Midwest Symposium on Circuits and Systems

ER -