A design of a valid signal selecting and position decoding ASIC for PET using silicon photomultipliers

M. Cho, K. T. Lim, H. Kim, Jungyeol Yeom, J. Kim, C. Lee, H. Choi, G. Cho

Research output: Contribution to journalArticle

Abstract

In most cases, a PET system has numerous electrical components and channel circuits and thus it would rather be a bulky product. Also, most existing systems receive analog signals from detectors which make them vulnerable to signal distortions. For these reasons, channel reduction techniques are important. In this work, an ASIC for PET module is being proposed. An ASIC chip for 16 PET detector channels, VSSPDC, has been designed and simulated. The main function of the chip is 16-to-1 channel reduction, i.e., finding the position of only the valid signals, signal timing, and magnitudes in all 16 channels at every recorded event. The ASIC comprises four of 4-channel modules and a 2 nd 4-to-1 router. A single channel module comprises a transimpedance amplifier for the silicon photomultipliers, dual comparators with high and low level references, and a logic circuitry. While the high level reference was used to test the validity of the signal, the low level reference was used for the timing. The 1-channel module of the ASIC produced an energy pulse by time-over-threshold method and it also produced a time pulse with a fixed delayed time. Since the ASIC chip outputs only a few digital pulses and does not require an external clock, it has an advantage over noise properties. The cadence simulation showed the good performance of the chip as designed.

Original languageEnglish
Article numberC01089
JournalJournal of Instrumentation
Volume12
Issue number1
DOIs
Publication statusPublished - 2017 Jan 30

Fingerprint

application specific integrated circuits
Photomultipliers
decoding
Application specific integrated circuits
Decoding
Silicon
Valid
Chip
silicon
Module
modules
chips
Timing
Detector
Detectors
Signal distortion
Operational amplifiers
Router
Routers
pulses

Keywords

  • coronary CT angiography (CTA)
  • Data acquisition concepts
  • Digital electronic circuits
  • Electronic detector readout concepts (solid-state)
  • Gamma camera
  • PET PET/CT
  • SPECT

ASJC Scopus subject areas

  • Instrumentation
  • Mathematical Physics

Cite this

A design of a valid signal selecting and position decoding ASIC for PET using silicon photomultipliers. / Cho, M.; Lim, K. T.; Kim, H.; Yeom, Jungyeol; Kim, J.; Lee, C.; Choi, H.; Cho, G.

In: Journal of Instrumentation, Vol. 12, No. 1, C01089, 30.01.2017.

Research output: Contribution to journalArticle

Cho, M. ; Lim, K. T. ; Kim, H. ; Yeom, Jungyeol ; Kim, J. ; Lee, C. ; Choi, H. ; Cho, G. / A design of a valid signal selecting and position decoding ASIC for PET using silicon photomultipliers. In: Journal of Instrumentation. 2017 ; Vol. 12, No. 1.
@article{e036f411ab78420c80fc11f811bd9965,
title = "A design of a valid signal selecting and position decoding ASIC for PET using silicon photomultipliers",
abstract = "In most cases, a PET system has numerous electrical components and channel circuits and thus it would rather be a bulky product. Also, most existing systems receive analog signals from detectors which make them vulnerable to signal distortions. For these reasons, channel reduction techniques are important. In this work, an ASIC for PET module is being proposed. An ASIC chip for 16 PET detector channels, VSSPDC, has been designed and simulated. The main function of the chip is 16-to-1 channel reduction, i.e., finding the position of only the valid signals, signal timing, and magnitudes in all 16 channels at every recorded event. The ASIC comprises four of 4-channel modules and a 2 nd 4-to-1 router. A single channel module comprises a transimpedance amplifier for the silicon photomultipliers, dual comparators with high and low level references, and a logic circuitry. While the high level reference was used to test the validity of the signal, the low level reference was used for the timing. The 1-channel module of the ASIC produced an energy pulse by time-over-threshold method and it also produced a time pulse with a fixed delayed time. Since the ASIC chip outputs only a few digital pulses and does not require an external clock, it has an advantage over noise properties. The cadence simulation showed the good performance of the chip as designed.",
keywords = "coronary CT angiography (CTA), Data acquisition concepts, Digital electronic circuits, Electronic detector readout concepts (solid-state), Gamma camera, PET PET/CT, SPECT",
author = "M. Cho and Lim, {K. T.} and H. Kim and Jungyeol Yeom and J. Kim and C. Lee and H. Choi and G. Cho",
year = "2017",
month = "1",
day = "30",
doi = "10.1088/1748-0221/12/01/C01089",
language = "English",
volume = "12",
journal = "Journal of Instrumentation",
issn = "1748-0221",
publisher = "IOP Publishing Ltd.",
number = "1",

}

TY - JOUR

T1 - A design of a valid signal selecting and position decoding ASIC for PET using silicon photomultipliers

AU - Cho, M.

AU - Lim, K. T.

AU - Kim, H.

AU - Yeom, Jungyeol

AU - Kim, J.

AU - Lee, C.

AU - Choi, H.

AU - Cho, G.

PY - 2017/1/30

Y1 - 2017/1/30

N2 - In most cases, a PET system has numerous electrical components and channel circuits and thus it would rather be a bulky product. Also, most existing systems receive analog signals from detectors which make them vulnerable to signal distortions. For these reasons, channel reduction techniques are important. In this work, an ASIC for PET module is being proposed. An ASIC chip for 16 PET detector channels, VSSPDC, has been designed and simulated. The main function of the chip is 16-to-1 channel reduction, i.e., finding the position of only the valid signals, signal timing, and magnitudes in all 16 channels at every recorded event. The ASIC comprises four of 4-channel modules and a 2 nd 4-to-1 router. A single channel module comprises a transimpedance amplifier for the silicon photomultipliers, dual comparators with high and low level references, and a logic circuitry. While the high level reference was used to test the validity of the signal, the low level reference was used for the timing. The 1-channel module of the ASIC produced an energy pulse by time-over-threshold method and it also produced a time pulse with a fixed delayed time. Since the ASIC chip outputs only a few digital pulses and does not require an external clock, it has an advantage over noise properties. The cadence simulation showed the good performance of the chip as designed.

AB - In most cases, a PET system has numerous electrical components and channel circuits and thus it would rather be a bulky product. Also, most existing systems receive analog signals from detectors which make them vulnerable to signal distortions. For these reasons, channel reduction techniques are important. In this work, an ASIC for PET module is being proposed. An ASIC chip for 16 PET detector channels, VSSPDC, has been designed and simulated. The main function of the chip is 16-to-1 channel reduction, i.e., finding the position of only the valid signals, signal timing, and magnitudes in all 16 channels at every recorded event. The ASIC comprises four of 4-channel modules and a 2 nd 4-to-1 router. A single channel module comprises a transimpedance amplifier for the silicon photomultipliers, dual comparators with high and low level references, and a logic circuitry. While the high level reference was used to test the validity of the signal, the low level reference was used for the timing. The 1-channel module of the ASIC produced an energy pulse by time-over-threshold method and it also produced a time pulse with a fixed delayed time. Since the ASIC chip outputs only a few digital pulses and does not require an external clock, it has an advantage over noise properties. The cadence simulation showed the good performance of the chip as designed.

KW - coronary CT angiography (CTA)

KW - Data acquisition concepts

KW - Digital electronic circuits

KW - Electronic detector readout concepts (solid-state)

KW - Gamma camera

KW - PET PET/CT

KW - SPECT

UR - http://www.scopus.com/inward/record.url?scp=85012083436&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85012083436&partnerID=8YFLogxK

U2 - 10.1088/1748-0221/12/01/C01089

DO - 10.1088/1748-0221/12/01/C01089

M3 - Article

AN - SCOPUS:85012083436

VL - 12

JO - Journal of Instrumentation

JF - Journal of Instrumentation

SN - 1748-0221

IS - 1

M1 - C01089

ER -