A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application

I. Hwang, S. Lee, S. Lee, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

26 Citations (Scopus)

Abstract

A digitally controlled phase-locked loop (DCPLL) with fast locking scheme for clock synthesis applications was synthesized. It reduced acquisition time by utilizing a digital frequency-difference detector (DFDD). The prototype chip had 136 picoseconds peak to peak jitter and 14.52ps root mean square (RMS) jitter at a frequency of 400 MHz.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Pages168-169
Number of pages2
Publication statusPublished - 2000
Event2000 IEEE International Solid-State Circuits Conference 47th Annual ISSCC - San Francisco, CA, United States
Duration: 2000 Feb 72000 Feb 9

Other

Other2000 IEEE International Solid-State Circuits Conference 47th Annual ISSCC
CountryUnited States
CitySan Francisco, CA
Period00/2/700/2/9

Fingerprint

Phase locked loops
Jitter
Clocks
Detectors

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Hwang, I., Lee, S., Lee, S., & Kim, S-W. (2000). A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (pp. 168-169)

A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application. / Hwang, I.; Lee, S.; Lee, S.; Kim, Soo-Won.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2000. p. 168-169.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hwang, I, Lee, S, Lee, S & Kim, S-W 2000, A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. pp. 168-169, 2000 IEEE International Solid-State Circuits Conference 47th Annual ISSCC, San Francisco, CA, United States, 00/2/7.
Hwang I, Lee S, Lee S, Kim S-W. A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2000. p. 168-169
Hwang, I. ; Lee, S. ; Lee, S. ; Kim, Soo-Won. / A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2000. pp. 168-169
@inproceedings{860f3d23d0644e23ab6d1c4a91dd4f4b,
title = "A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application",
abstract = "A digitally controlled phase-locked loop (DCPLL) with fast locking scheme for clock synthesis applications was synthesized. It reduced acquisition time by utilizing a digital frequency-difference detector (DFDD). The prototype chip had 136 picoseconds peak to peak jitter and 14.52ps root mean square (RMS) jitter at a frequency of 400 MHz.",
author = "I. Hwang and S. Lee and S. Lee and Soo-Won Kim",
year = "2000",
language = "English",
pages = "168--169",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application

AU - Hwang, I.

AU - Lee, S.

AU - Lee, S.

AU - Kim, Soo-Won

PY - 2000

Y1 - 2000

N2 - A digitally controlled phase-locked loop (DCPLL) with fast locking scheme for clock synthesis applications was synthesized. It reduced acquisition time by utilizing a digital frequency-difference detector (DFDD). The prototype chip had 136 picoseconds peak to peak jitter and 14.52ps root mean square (RMS) jitter at a frequency of 400 MHz.

AB - A digitally controlled phase-locked loop (DCPLL) with fast locking scheme for clock synthesis applications was synthesized. It reduced acquisition time by utilizing a digital frequency-difference detector (DFDD). The prototype chip had 136 picoseconds peak to peak jitter and 14.52ps root mean square (RMS) jitter at a frequency of 400 MHz.

UR - http://www.scopus.com/inward/record.url?scp=0034428308&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034428308&partnerID=8YFLogxK

M3 - Conference contribution

SP - 168

EP - 169

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -