Abstract
This paper presents a QRS detector operating in multi-mode with low complexity, power saving consumption for Implantable Pacemaker IC. The complexity of detector is optimized after testing dynamic range of internal signals. Correspondingly, static power consumption is reduced significantly. The dynamic power consumption is saved by using down-sampling rate structure and turning off deactive filter banks bases on noise estimation. This QRS detector is evaluated with MIT-BIH Arrhythmia database archives >99% detection ratio. A soft IP core is prototyped on FPGA and synthesized by Samsung 0.18um standard library.
| Original language | English |
|---|---|
| Title of host publication | 2006 IEEE International Systems-on-Chip Conference, SOC |
| Pages | 160-163 |
| Number of pages | 4 |
| DOIs | |
| Publication status | Published - 2007 Dec 1 |
| Event | 2006 IEEE International Systems-on-Chip Conference, SOC - Austin, TX, United States Duration: 2006 Sep 24 → 2006 Sep 27 |
Other
| Other | 2006 IEEE International Systems-on-Chip Conference, SOC |
|---|---|
| Country | United States |
| City | Austin, TX |
| Period | 06/9/24 → 06/9/27 |
ASJC Scopus subject areas
- Electrical and Electronic Engineering
Fingerprint Dive into the research topics of 'A low complexity, low power, programmable QRS detector based on wavelet transform for Implantable Pacemaker IC'. Together they form a unique fingerprint.
Cite this
Hoang, T. T., Son, J. P., Kang, Y. R., Kim, C. R., Chung, H. Y., & Kim, S-W. (2007). A low complexity, low power, programmable QRS detector based on wavelet transform for Implantable Pacemaker IC. In 2006 IEEE International Systems-on-Chip Conference, SOC (pp. 160-163). [4063041] https://doi.org/10.1109/SOCC.2006.283872