A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time

Moo Young Kim, Dongsuk Shin, Hyunsoo Chae, Sunghwa Ok, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A portable multiphase clock generator, independent of input duty ratio, has been developed. The proposed open-loop and full-digital architecture has a fast lock time of two clock cycles and is a simple, robust and portable IP. In addition, the complementary delay line is implemented to achieve high phase resolution at a wide frequency range. The generator has been implemented in a 0.18um CMOS process and operates at variable input frequencies ranging from 800MHz to 1.6GHz.

Original languageEnglish
Title of host publicationProceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages369-372
Number of pages4
ISBN (Print)1424407869, 9781424407866
DOIs
Publication statusPublished - 2007
Event29th Annual IEEE Custom Integrated Circuits Conference, CICC 2007 - San Jose, United States
Duration: 2007 Sep 162007 Sep 19

Other

Other29th Annual IEEE Custom Integrated Circuits Conference, CICC 2007
CountryUnited States
CitySan Jose
Period07/9/1607/9/19

Fingerprint

Jitter
Clocks
Electric delay lines

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kim, M. Y., Shin, D., Chae, H., Ok, S., & Kim, C. (2007). A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time. In Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007 (pp. 369-372). [4405754] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2007.4405754

A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time. / Kim, Moo Young; Shin, Dongsuk; Chae, Hyunsoo; Ok, Sunghwa; Kim, Chulwoo.

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007. Institute of Electrical and Electronics Engineers Inc., 2007. p. 369-372 4405754.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, MY, Shin, D, Chae, H, Ok, S & Kim, C 2007, A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time. in Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007., 4405754, Institute of Electrical and Electronics Engineers Inc., pp. 369-372, 29th Annual IEEE Custom Integrated Circuits Conference, CICC 2007, San Jose, United States, 07/9/16. https://doi.org/10.1109/CICC.2007.4405754
Kim MY, Shin D, Chae H, Ok S, Kim C. A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time. In Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007. Institute of Electrical and Electronics Engineers Inc. 2007. p. 369-372. 4405754 https://doi.org/10.1109/CICC.2007.4405754
Kim, Moo Young ; Shin, Dongsuk ; Chae, Hyunsoo ; Ok, Sunghwa ; Kim, Chulwoo. / A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time. Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007. Institute of Electrical and Electronics Engineers Inc., 2007. pp. 369-372
@inproceedings{b88fc0a48fb74a3992d7ac7e2ac8c64a,
title = "A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time",
abstract = "A portable multiphase clock generator, independent of input duty ratio, has been developed. The proposed open-loop and full-digital architecture has a fast lock time of two clock cycles and is a simple, robust and portable IP. In addition, the complementary delay line is implemented to achieve high phase resolution at a wide frequency range. The generator has been implemented in a 0.18um CMOS process and operates at variable input frequencies ranging from 800MHz to 1.6GHz.",
author = "Kim, {Moo Young} and Dongsuk Shin and Hyunsoo Chae and Sunghwa Ok and Chulwoo Kim",
year = "2007",
doi = "10.1109/CICC.2007.4405754",
language = "English",
isbn = "1424407869",
pages = "369--372",
booktitle = "Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time

AU - Kim, Moo Young

AU - Shin, Dongsuk

AU - Chae, Hyunsoo

AU - Ok, Sunghwa

AU - Kim, Chulwoo

PY - 2007

Y1 - 2007

N2 - A portable multiphase clock generator, independent of input duty ratio, has been developed. The proposed open-loop and full-digital architecture has a fast lock time of two clock cycles and is a simple, robust and portable IP. In addition, the complementary delay line is implemented to achieve high phase resolution at a wide frequency range. The generator has been implemented in a 0.18um CMOS process and operates at variable input frequencies ranging from 800MHz to 1.6GHz.

AB - A portable multiphase clock generator, independent of input duty ratio, has been developed. The proposed open-loop and full-digital architecture has a fast lock time of two clock cycles and is a simple, robust and portable IP. In addition, the complementary delay line is implemented to achieve high phase resolution at a wide frequency range. The generator has been implemented in a 0.18um CMOS process and operates at variable input frequencies ranging from 800MHz to 1.6GHz.

UR - http://www.scopus.com/inward/record.url?scp=70350202635&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70350202635&partnerID=8YFLogxK

U2 - 10.1109/CICC.2007.4405754

DO - 10.1109/CICC.2007.4405754

M3 - Conference contribution

AN - SCOPUS:70350202635

SN - 1424407869

SN - 9781424407866

SP - 369

EP - 372

BT - Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

PB - Institute of Electrical and Electronics Engineers Inc.

ER -