A low-jitter open-loop all-digital clock generator with two-cycle lock-time

Moo Young Kim, Dongsuk Shin, Hyunsoo Chae, Chulwoo Kim

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

A portable clock generator, which solves the duty ratio and jitter problems of the input clock, has been developed. In the proposed clock generator, the complementary delay line generates a series of multiphase clocks. The 0-to-1 transition detector finds the 2 $\pi$ phase delayed position among the multiphase clocks produced by the complementary delay line, and then, the select signal generator chooses the proper path to generate the delayed output clock. As a result, the proposed open-loop and full-digital architecture achieves a fast lock time of two clock cycles. Also, it is a simple, robust and portable IP and consumes only 17 mW at an input clock frequency of 1.6 GHz. In addition, a complementary delay line is implemented to achieve high phase resolution over a wide frequency range. The proposed clock generator is implemented in a 0.18- μm CMOS process and, occupies an active area of 170 μm times 120 μm. Also, it operates at various input frequencies ranging from 800 MHz to 1.6 GHz.

Original languageEnglish
Article number4801531
Pages (from-to)1461-1469
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume17
Issue number10
DOIs
Publication statusPublished - 2009 Oct 1

Fingerprint

Jitter
Clocks
Electric delay lines
Signal generators
Detectors

Keywords

  • Clock generator
  • Clock-on-demand
  • Lock time
  • PLL
  • Portable

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

A low-jitter open-loop all-digital clock generator with two-cycle lock-time. / Kim, Moo Young; Shin, Dongsuk; Chae, Hyunsoo; Kim, Chulwoo.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 10, 4801531, 01.10.2009, p. 1461-1469.

Research output: Contribution to journalArticle

@article{e51e4d769f3f405e97cc59a3217ee4a5,
title = "A low-jitter open-loop all-digital clock generator with two-cycle lock-time",
abstract = "A portable clock generator, which solves the duty ratio and jitter problems of the input clock, has been developed. In the proposed clock generator, the complementary delay line generates a series of multiphase clocks. The 0-to-1 transition detector finds the 2 $\pi$ phase delayed position among the multiphase clocks produced by the complementary delay line, and then, the select signal generator chooses the proper path to generate the delayed output clock. As a result, the proposed open-loop and full-digital architecture achieves a fast lock time of two clock cycles. Also, it is a simple, robust and portable IP and consumes only 17 mW at an input clock frequency of 1.6 GHz. In addition, a complementary delay line is implemented to achieve high phase resolution over a wide frequency range. The proposed clock generator is implemented in a 0.18- μm CMOS process and, occupies an active area of 170 μm times 120 μm. Also, it operates at various input frequencies ranging from 800 MHz to 1.6 GHz.",
keywords = "Clock generator, Clock-on-demand, Lock time, PLL, Portable",
author = "Kim, {Moo Young} and Dongsuk Shin and Hyunsoo Chae and Chulwoo Kim",
year = "2009",
month = "10",
day = "1",
doi = "10.1109/TVLSI.2008.2004591",
language = "English",
volume = "17",
pages = "1461--1469",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - A low-jitter open-loop all-digital clock generator with two-cycle lock-time

AU - Kim, Moo Young

AU - Shin, Dongsuk

AU - Chae, Hyunsoo

AU - Kim, Chulwoo

PY - 2009/10/1

Y1 - 2009/10/1

N2 - A portable clock generator, which solves the duty ratio and jitter problems of the input clock, has been developed. In the proposed clock generator, the complementary delay line generates a series of multiphase clocks. The 0-to-1 transition detector finds the 2 $\pi$ phase delayed position among the multiphase clocks produced by the complementary delay line, and then, the select signal generator chooses the proper path to generate the delayed output clock. As a result, the proposed open-loop and full-digital architecture achieves a fast lock time of two clock cycles. Also, it is a simple, robust and portable IP and consumes only 17 mW at an input clock frequency of 1.6 GHz. In addition, a complementary delay line is implemented to achieve high phase resolution over a wide frequency range. The proposed clock generator is implemented in a 0.18- μm CMOS process and, occupies an active area of 170 μm times 120 μm. Also, it operates at various input frequencies ranging from 800 MHz to 1.6 GHz.

AB - A portable clock generator, which solves the duty ratio and jitter problems of the input clock, has been developed. In the proposed clock generator, the complementary delay line generates a series of multiphase clocks. The 0-to-1 transition detector finds the 2 $\pi$ phase delayed position among the multiphase clocks produced by the complementary delay line, and then, the select signal generator chooses the proper path to generate the delayed output clock. As a result, the proposed open-loop and full-digital architecture achieves a fast lock time of two clock cycles. Also, it is a simple, robust and portable IP and consumes only 17 mW at an input clock frequency of 1.6 GHz. In addition, a complementary delay line is implemented to achieve high phase resolution over a wide frequency range. The proposed clock generator is implemented in a 0.18- μm CMOS process and, occupies an active area of 170 μm times 120 μm. Also, it operates at various input frequencies ranging from 800 MHz to 1.6 GHz.

KW - Clock generator

KW - Clock-on-demand

KW - Lock time

KW - PLL

KW - Portable

UR - http://www.scopus.com/inward/record.url?scp=70349751726&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70349751726&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2008.2004591

DO - 10.1109/TVLSI.2008.2004591

M3 - Article

VL - 17

SP - 1461

EP - 1469

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 10

M1 - 4801531

ER -