A low-power architecture for maximum a posteriori decoding

Marisa López-Vallejo, Syed Aon Mujtaba, Inkyu Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

In this paper we present a novel architecture for soft-input soft-output (SISO) Maximum a Posteriori (MAP) decoding. The architecture leverages an ASIP (Application Specific Instruction-Set Processor) structure, where the datapath has been designed to achieve high-speed performance and low power dissipation. Salient features of this architecture include: (a) delayed renormalization of the a metrics with register by-passing to reduce latency, (b) use of register files to minimize power dissipation, and (c) microprogrammed control to achieve flexibility. The resulting architecture for the SISO-MAP decoder achieves a maximum throughput of 10.9 Msymbols/second, operating at 142 MHz and dissipating 21 mW in the datapath.

Original languageEnglish
Title of host publicationConference Record of the Asilomar Conference on Signals, Systems and Computers
EditorsM.B. Matthews
Pages47-51
Number of pages5
Volume1
Publication statusPublished - 2002
EventThe Thirty-Sixth Asilomar Conference on Signals Systems and Computers - Pacific Groove, CA, United States
Duration: 2002 Nov 32002 Nov 6

Other

OtherThe Thirty-Sixth Asilomar Conference on Signals Systems and Computers
CountryUnited States
CityPacific Groove, CA
Period02/11/302/11/6

Fingerprint

Decoding
Energy dissipation
Throughput

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Hardware and Architecture

Cite this

López-Vallejo, M., Mujtaba, S. A., & Lee, I. (2002). A low-power architecture for maximum a posteriori decoding. In M. B. Matthews (Ed.), Conference Record of the Asilomar Conference on Signals, Systems and Computers (Vol. 1, pp. 47-51)

A low-power architecture for maximum a posteriori decoding. / López-Vallejo, Marisa; Mujtaba, Syed Aon; Lee, Inkyu.

Conference Record of the Asilomar Conference on Signals, Systems and Computers. ed. / M.B. Matthews. Vol. 1 2002. p. 47-51.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

López-Vallejo, M, Mujtaba, SA & Lee, I 2002, A low-power architecture for maximum a posteriori decoding. in MB Matthews (ed.), Conference Record of the Asilomar Conference on Signals, Systems and Computers. vol. 1, pp. 47-51, The Thirty-Sixth Asilomar Conference on Signals Systems and Computers, Pacific Groove, CA, United States, 02/11/3.
López-Vallejo M, Mujtaba SA, Lee I. A low-power architecture for maximum a posteriori decoding. In Matthews MB, editor, Conference Record of the Asilomar Conference on Signals, Systems and Computers. Vol. 1. 2002. p. 47-51
López-Vallejo, Marisa ; Mujtaba, Syed Aon ; Lee, Inkyu. / A low-power architecture for maximum a posteriori decoding. Conference Record of the Asilomar Conference on Signals, Systems and Computers. editor / M.B. Matthews. Vol. 1 2002. pp. 47-51
@inproceedings{6259c63e0a9d49b69f0e0d06570f0f2b,
title = "A low-power architecture for maximum a posteriori decoding",
abstract = "In this paper we present a novel architecture for soft-input soft-output (SISO) Maximum a Posteriori (MAP) decoding. The architecture leverages an ASIP (Application Specific Instruction-Set Processor) structure, where the datapath has been designed to achieve high-speed performance and low power dissipation. Salient features of this architecture include: (a) delayed renormalization of the a metrics with register by-passing to reduce latency, (b) use of register files to minimize power dissipation, and (c) microprogrammed control to achieve flexibility. The resulting architecture for the SISO-MAP decoder achieves a maximum throughput of 10.9 Msymbols/second, operating at 142 MHz and dissipating 21 mW in the datapath.",
author = "Marisa L{\'o}pez-Vallejo and Mujtaba, {Syed Aon} and Inkyu Lee",
year = "2002",
language = "English",
volume = "1",
pages = "47--51",
editor = "M.B. Matthews",
booktitle = "Conference Record of the Asilomar Conference on Signals, Systems and Computers",

}

TY - GEN

T1 - A low-power architecture for maximum a posteriori decoding

AU - López-Vallejo, Marisa

AU - Mujtaba, Syed Aon

AU - Lee, Inkyu

PY - 2002

Y1 - 2002

N2 - In this paper we present a novel architecture for soft-input soft-output (SISO) Maximum a Posteriori (MAP) decoding. The architecture leverages an ASIP (Application Specific Instruction-Set Processor) structure, where the datapath has been designed to achieve high-speed performance and low power dissipation. Salient features of this architecture include: (a) delayed renormalization of the a metrics with register by-passing to reduce latency, (b) use of register files to minimize power dissipation, and (c) microprogrammed control to achieve flexibility. The resulting architecture for the SISO-MAP decoder achieves a maximum throughput of 10.9 Msymbols/second, operating at 142 MHz and dissipating 21 mW in the datapath.

AB - In this paper we present a novel architecture for soft-input soft-output (SISO) Maximum a Posteriori (MAP) decoding. The architecture leverages an ASIP (Application Specific Instruction-Set Processor) structure, where the datapath has been designed to achieve high-speed performance and low power dissipation. Salient features of this architecture include: (a) delayed renormalization of the a metrics with register by-passing to reduce latency, (b) use of register files to minimize power dissipation, and (c) microprogrammed control to achieve flexibility. The resulting architecture for the SISO-MAP decoder achieves a maximum throughput of 10.9 Msymbols/second, operating at 142 MHz and dissipating 21 mW in the datapath.

UR - http://www.scopus.com/inward/record.url?scp=0037967628&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0037967628&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0037967628

VL - 1

SP - 47

EP - 51

BT - Conference Record of the Asilomar Conference on Signals, Systems and Computers

A2 - Matthews, M.B.

ER -