A low-power branch predictor for embedded processors

Sung Woo Chung, Gi Ho Park, Sung Bae Park

Research output: Contribution to journalArticlepeer-review


Even in embedded processors, the accuracy in a branch prediction significantly affects the performance. In designing a branch predictor, in addition to accuracy, microarchitects should consider area, delay and power consumption. We propose two techniques to reduce the power consumption; these techniques do not requires any additional storage arrays, do not incur additional delay (except just one MUX delay) and never deteriorate accuracy. One is to look up two predictions at a time by increasing the width (decreasing the depth) of the PHT (Prediction History Table). The other is to reduce unnecessary accesses to the BTB (Branch Target Buffer) by accessing the PHT in advance. Analysis results with Samsung Memory Compiler show that the proposed techniques reduce the power consumption of the branch predictor by 15-52%.

Original languageEnglish
Pages (from-to)2253-2257
Number of pages5
JournalIEICE Transactions on Information and Systems
Issue number9
Publication statusPublished - 2004 Sep
Externally publishedYes


  • Branch predictor
  • Global predictor
  • Gshare
  • Low-power design
  • Microarchitecture

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence


Dive into the research topics of 'A low-power branch predictor for embedded processors'. Together they form a unique fingerprint.

Cite this