A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array

Hoonki Kim, Young Jae Min, Yonghwan Kim, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

27 Citations (Scopus)

Abstract

A 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for biomedical applications is presented. The proposed SAR ADC achieves rail-to-rail input range and low power consumption. A Digital-to-Analog Converter (DAC) using C-2C capacitor array and dynamic comparator is used for low power consumption. It is realized in 0.18μm standard CMOS technology. This ADC has signal to noise and distortion ratios (SNDR) of 53.8dB for 1.5V supply voltage. It consumes 13.4μW at sampling rates of 137kS/s.

Original languageEnglish
Title of host publication2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC
DOIs
Publication statusPublished - 2008 Dec 1
Event2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC - Hong Kong, China
Duration: 2008 Dec 82008 Dec 10

Other

Other2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC
CountryChina
CityHong Kong
Period08/12/808/12/10

Fingerprint

Digital to analog conversion
Rails
Electric power utilization
Capacitors
Sampling
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kim, H., Min, Y. J., Kim, Y., & Kim, S-W. (2008). A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array. In 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC [4760721] https://doi.org/10.1109/EDSSC.2008.4760721

A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array. / Kim, Hoonki; Min, Young Jae; Kim, Yonghwan; Kim, Soo-Won.

2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC. 2008. 4760721.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, H, Min, YJ, Kim, Y & Kim, S-W 2008, A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array. in 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC., 4760721, 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC, Hong Kong, China, 08/12/8. https://doi.org/10.1109/EDSSC.2008.4760721
Kim H, Min YJ, Kim Y, Kim S-W. A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array. In 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC. 2008. 4760721 https://doi.org/10.1109/EDSSC.2008.4760721
Kim, Hoonki ; Min, Young Jae ; Kim, Yonghwan ; Kim, Soo-Won. / A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array. 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC. 2008.
@inproceedings{ccf4e8ed5e1d47d288e313a42d0e5044,
title = "A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array",
abstract = "A 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for biomedical applications is presented. The proposed SAR ADC achieves rail-to-rail input range and low power consumption. A Digital-to-Analog Converter (DAC) using C-2C capacitor array and dynamic comparator is used for low power consumption. It is realized in 0.18μm standard CMOS technology. This ADC has signal to noise and distortion ratios (SNDR) of 53.8dB for 1.5V supply voltage. It consumes 13.4μW at sampling rates of 137kS/s.",
author = "Hoonki Kim and Min, {Young Jae} and Yonghwan Kim and Soo-Won Kim",
year = "2008",
month = "12",
day = "1",
doi = "10.1109/EDSSC.2008.4760721",
language = "English",
isbn = "9781424425402",
booktitle = "2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC",

}

TY - GEN

T1 - A low power consumption 10-bit rail-to-rail SAR ADC using a C-2C capacitor array

AU - Kim, Hoonki

AU - Min, Young Jae

AU - Kim, Yonghwan

AU - Kim, Soo-Won

PY - 2008/12/1

Y1 - 2008/12/1

N2 - A 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for biomedical applications is presented. The proposed SAR ADC achieves rail-to-rail input range and low power consumption. A Digital-to-Analog Converter (DAC) using C-2C capacitor array and dynamic comparator is used for low power consumption. It is realized in 0.18μm standard CMOS technology. This ADC has signal to noise and distortion ratios (SNDR) of 53.8dB for 1.5V supply voltage. It consumes 13.4μW at sampling rates of 137kS/s.

AB - A 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) for biomedical applications is presented. The proposed SAR ADC achieves rail-to-rail input range and low power consumption. A Digital-to-Analog Converter (DAC) using C-2C capacitor array and dynamic comparator is used for low power consumption. It is realized in 0.18μm standard CMOS technology. This ADC has signal to noise and distortion ratios (SNDR) of 53.8dB for 1.5V supply voltage. It consumes 13.4μW at sampling rates of 137kS/s.

UR - http://www.scopus.com/inward/record.url?scp=63249083117&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=63249083117&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2008.4760721

DO - 10.1109/EDSSC.2008.4760721

M3 - Conference contribution

AN - SCOPUS:63249083117

SN - 9781424425402

BT - 2008 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC

ER -