A low power reconfigurable DCT architecture to trade off image quality for computational complexity

Jongsun Park, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

21 Citations (Scopus)

Abstract

We present a low power reconfigurable DCT design, which achieves considerable computational complexity reduction in DCT operation with minimum image quality degradation. The approach is based on the modification of DCT bases in a bit-wise manner. Different computational complexity/image quality trade off levels are presented and a reconfigurable architecture, which can dynamically change from one trade off level to another, is also proposed. The reconfigurable DCT architecture can achieve power savings ranging from 20% to 70% for 5 different trade off levels.

Original languageEnglish
Title of host publicationICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume5
Publication statusPublished - 2004
Externally publishedYes
EventProceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing - Montreal, Que, Canada
Duration: 2004 May 172004 May 21

Other

OtherProceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing
CountryCanada
CityMontreal, Que
Period04/5/1704/5/21

Fingerprint

Reconfigurable architectures
discrete cosine transform
Image quality
Computational complexity
Degradation
degradation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Acoustics and Ultrasonics

Cite this

Park, J., & Roy, K. (2004). A low power reconfigurable DCT architecture to trade off image quality for computational complexity. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings (Vol. 5)

A low power reconfigurable DCT architecture to trade off image quality for computational complexity. / Park, Jongsun; Roy, Kaushik.

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 5 2004.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Park, J & Roy, K 2004, A low power reconfigurable DCT architecture to trade off image quality for computational complexity. in ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. vol. 5, Proceedings - IEEE International Conference on Acoustics, Speech, and Signal Processing, Montreal, Que, Canada, 04/5/17.
Park J, Roy K. A low power reconfigurable DCT architecture to trade off image quality for computational complexity. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 5. 2004
Park, Jongsun ; Roy, Kaushik. / A low power reconfigurable DCT architecture to trade off image quality for computational complexity. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 5 2004.
@inproceedings{f46d3b3b51004c849ba4df5a9f19859b,
title = "A low power reconfigurable DCT architecture to trade off image quality for computational complexity",
abstract = "We present a low power reconfigurable DCT design, which achieves considerable computational complexity reduction in DCT operation with minimum image quality degradation. The approach is based on the modification of DCT bases in a bit-wise manner. Different computational complexity/image quality trade off levels are presented and a reconfigurable architecture, which can dynamically change from one trade off level to another, is also proposed. The reconfigurable DCT architecture can achieve power savings ranging from 20{\%} to 70{\%} for 5 different trade off levels.",
author = "Jongsun Park and Kaushik Roy",
year = "2004",
language = "English",
volume = "5",
booktitle = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

}

TY - GEN

T1 - A low power reconfigurable DCT architecture to trade off image quality for computational complexity

AU - Park, Jongsun

AU - Roy, Kaushik

PY - 2004

Y1 - 2004

N2 - We present a low power reconfigurable DCT design, which achieves considerable computational complexity reduction in DCT operation with minimum image quality degradation. The approach is based on the modification of DCT bases in a bit-wise manner. Different computational complexity/image quality trade off levels are presented and a reconfigurable architecture, which can dynamically change from one trade off level to another, is also proposed. The reconfigurable DCT architecture can achieve power savings ranging from 20% to 70% for 5 different trade off levels.

AB - We present a low power reconfigurable DCT design, which achieves considerable computational complexity reduction in DCT operation with minimum image quality degradation. The approach is based on the modification of DCT bases in a bit-wise manner. Different computational complexity/image quality trade off levels are presented and a reconfigurable architecture, which can dynamically change from one trade off level to another, is also proposed. The reconfigurable DCT architecture can achieve power savings ranging from 20% to 70% for 5 different trade off levels.

UR - http://www.scopus.com/inward/record.url?scp=4544354940&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544354940&partnerID=8YFLogxK

M3 - Conference contribution

VL - 5

BT - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

ER -