A low-power small-area ± 7.28-ps-Jitter 1-GHz DLL-based clock generator

Chulwoo Kim, In Chul Hwang, Sung Mo Steve Kang

Research output: Contribution to journalArticle

79 Citations (Scopus)

Abstract

In this paper, a delay-locked loop (DLL)-based clock generator is presented. Although a DLL-based clock generator requires a clean reference signal, it has several inherent advantages over conventional phase-locked-loop-based clock generators, i.e., no jitter accumulation, fast locking, stable loop operation, and easy integration of the loop filter. We propose a phase detector with a reset circuitry and a new frequency multiplier to overcome the limited locking range and frequency multiplication problems of the conventional DLL-based system. Fabricated in a 0.35-μm CMOS process, our DLL-based clock generator occupies 0.07 mm2 of area and consumes 42.9 mW of power. It operates in the frequency range of 120 MHz-1.1 GHz and has a measured cycle-to-cycle jitter of ±7.28 ps at 1 GHz. The die area, peak-to-peak, and rms jitter are the smallest compared to those of reported high-frequency clock multipliers.

Original languageEnglish
Pages (from-to)1414-1420
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume37
Issue number11
DOIs
Publication statusPublished - 2002 Nov 1
Externally publishedYes

Fingerprint

Jitter
Clocks
Frequency multiplying circuits
Phase locked loops
Detectors

Keywords

  • Clock generator
  • Delay-locked loops (DLLs)
  • Frequency multiplication
  • Limited locking range
  • Low jitter
  • Phase detector (PD)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A low-power small-area ± 7.28-ps-Jitter 1-GHz DLL-based clock generator. / Kim, Chulwoo; Hwang, In Chul; Kang, Sung Mo Steve.

In: IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, 01.11.2002, p. 1414-1420.

Research output: Contribution to journalArticle

Kim, Chulwoo ; Hwang, In Chul ; Kang, Sung Mo Steve. / A low-power small-area ± 7.28-ps-Jitter 1-GHz DLL-based clock generator. In: IEEE Journal of Solid-State Circuits. 2002 ; Vol. 37, No. 11. pp. 1414-1420.
@article{96b133e17ea845878a8a79f9bc0bc2cc,
title = "A low-power small-area ± 7.28-ps-Jitter 1-GHz DLL-based clock generator",
abstract = "In this paper, a delay-locked loop (DLL)-based clock generator is presented. Although a DLL-based clock generator requires a clean reference signal, it has several inherent advantages over conventional phase-locked-loop-based clock generators, i.e., no jitter accumulation, fast locking, stable loop operation, and easy integration of the loop filter. We propose a phase detector with a reset circuitry and a new frequency multiplier to overcome the limited locking range and frequency multiplication problems of the conventional DLL-based system. Fabricated in a 0.35-μm CMOS process, our DLL-based clock generator occupies 0.07 mm2 of area and consumes 42.9 mW of power. It operates in the frequency range of 120 MHz-1.1 GHz and has a measured cycle-to-cycle jitter of ±7.28 ps at 1 GHz. The die area, peak-to-peak, and rms jitter are the smallest compared to those of reported high-frequency clock multipliers.",
keywords = "Clock generator, Delay-locked loops (DLLs), Frequency multiplication, Limited locking range, Low jitter, Phase detector (PD)",
author = "Chulwoo Kim and Hwang, {In Chul} and Kang, {Sung Mo Steve}",
year = "2002",
month = "11",
day = "1",
doi = "10.1109/JSSC.2002.803936",
language = "English",
volume = "37",
pages = "1414--1420",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - A low-power small-area ± 7.28-ps-Jitter 1-GHz DLL-based clock generator

AU - Kim, Chulwoo

AU - Hwang, In Chul

AU - Kang, Sung Mo Steve

PY - 2002/11/1

Y1 - 2002/11/1

N2 - In this paper, a delay-locked loop (DLL)-based clock generator is presented. Although a DLL-based clock generator requires a clean reference signal, it has several inherent advantages over conventional phase-locked-loop-based clock generators, i.e., no jitter accumulation, fast locking, stable loop operation, and easy integration of the loop filter. We propose a phase detector with a reset circuitry and a new frequency multiplier to overcome the limited locking range and frequency multiplication problems of the conventional DLL-based system. Fabricated in a 0.35-μm CMOS process, our DLL-based clock generator occupies 0.07 mm2 of area and consumes 42.9 mW of power. It operates in the frequency range of 120 MHz-1.1 GHz and has a measured cycle-to-cycle jitter of ±7.28 ps at 1 GHz. The die area, peak-to-peak, and rms jitter are the smallest compared to those of reported high-frequency clock multipliers.

AB - In this paper, a delay-locked loop (DLL)-based clock generator is presented. Although a DLL-based clock generator requires a clean reference signal, it has several inherent advantages over conventional phase-locked-loop-based clock generators, i.e., no jitter accumulation, fast locking, stable loop operation, and easy integration of the loop filter. We propose a phase detector with a reset circuitry and a new frequency multiplier to overcome the limited locking range and frequency multiplication problems of the conventional DLL-based system. Fabricated in a 0.35-μm CMOS process, our DLL-based clock generator occupies 0.07 mm2 of area and consumes 42.9 mW of power. It operates in the frequency range of 120 MHz-1.1 GHz and has a measured cycle-to-cycle jitter of ±7.28 ps at 1 GHz. The die area, peak-to-peak, and rms jitter are the smallest compared to those of reported high-frequency clock multipliers.

KW - Clock generator

KW - Delay-locked loops (DLLs)

KW - Frequency multiplication

KW - Limited locking range

KW - Low jitter

KW - Phase detector (PD)

UR - http://www.scopus.com/inward/record.url?scp=0036858568&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036858568&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2002.803936

DO - 10.1109/JSSC.2002.803936

M3 - Article

AN - SCOPUS:0036858568

VL - 37

SP - 1414

EP - 1420

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -