A low-swing clock double-edge triggered flip-flop

Chulwoo Kim, S. M. Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

A low-swing clock double-edge triggered flip-flop (LSDFF) is developed to reduce power consumption significantly compared to conventional FFs. LSDFF avoids unnecessary internal node transition and reduce fighting currents. The overall power saving in flip-flop operation is estimated to be 30.2 to 50.8% with additional 78% power savings in clock network.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages183-186
Number of pages4
EditionCIRCUITS SYMP.
Publication statusPublished - 2001 Jan 1
Externally publishedYes
Event2001 VLSI Circuits Symposium - Kyoto, Japan
Duration: 2001 Jun 142001 Jun 16

Other

Other2001 VLSI Circuits Symposium
CountryJapan
CityKyoto
Period01/6/1401/6/16

Fingerprint

Flip flop circuits
Clocks
Electric power utilization

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kim, C., & Kang, S. M. (2001). A low-swing clock double-edge triggered flip-flop. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (CIRCUITS SYMP. ed., pp. 183-186)

A low-swing clock double-edge triggered flip-flop. / Kim, Chulwoo; Kang, S. M.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. ed. 2001. p. 183-186.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kim, C & Kang, SM 2001, A low-swing clock double-edge triggered flip-flop. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. edn, pp. 183-186, 2001 VLSI Circuits Symposium, Kyoto, Japan, 01/6/14.
Kim C, Kang SM. A low-swing clock double-edge triggered flip-flop. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. ed. 2001. p. 183-186
Kim, Chulwoo ; Kang, S. M. / A low-swing clock double-edge triggered flip-flop. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. CIRCUITS SYMP. ed. 2001. pp. 183-186
@inproceedings{330aadbbabf5469e9bc2aa8820dbd013,
title = "A low-swing clock double-edge triggered flip-flop",
abstract = "A low-swing clock double-edge triggered flip-flop (LSDFF) is developed to reduce power consumption significantly compared to conventional FFs. LSDFF avoids unnecessary internal node transition and reduce fighting currents. The overall power saving in flip-flop operation is estimated to be 30.2 to 50.8{\%} with additional 78{\%} power savings in clock network.",
author = "Chulwoo Kim and Kang, {S. M.}",
year = "2001",
month = "1",
day = "1",
language = "English",
pages = "183--186",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",
edition = "CIRCUITS SYMP.",

}

TY - GEN

T1 - A low-swing clock double-edge triggered flip-flop

AU - Kim, Chulwoo

AU - Kang, S. M.

PY - 2001/1/1

Y1 - 2001/1/1

N2 - A low-swing clock double-edge triggered flip-flop (LSDFF) is developed to reduce power consumption significantly compared to conventional FFs. LSDFF avoids unnecessary internal node transition and reduce fighting currents. The overall power saving in flip-flop operation is estimated to be 30.2 to 50.8% with additional 78% power savings in clock network.

AB - A low-swing clock double-edge triggered flip-flop (LSDFF) is developed to reduce power consumption significantly compared to conventional FFs. LSDFF avoids unnecessary internal node transition and reduce fighting currents. The overall power saving in flip-flop operation is estimated to be 30.2 to 50.8% with additional 78% power savings in clock network.

UR - http://www.scopus.com/inward/record.url?scp=0034794610&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034794610&partnerID=8YFLogxK

M3 - Conference contribution

SP - 183

EP - 186

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -