A one-cycle lock time slew-rate-controlled output driver

Young Ho Kwak, Inhwa Jung, Hyung Dong Lee, Young Jung Choi, Yogendera Kumar, Chulwoo Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

23 Citations (Scopus)

Abstract

A low-power output-on-demand slew-rate-controlled output driver is presented. It has an open-loop digital scheme and a one-cycle lock time applicable to high-speed memory interfaces. The output driver maintains slew rate between 2.1 V/ns and 3.6V/ns for the SSTL interface. Fabricated in a 0.18μm CMOS process, the control block of the proposed driver occupies 0.009mm 2 and consumes 13.7mW at 1Gb/s. No external resistance is needed to calibrate the output resistance of the output driver.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
DOIs
Publication statusPublished - 2007 Sep 27
Event54th IEEE International Solid-State Circuits Conference, ISSCC 2007 - San Francisco, CA, United States
Duration: 2007 Feb 112007 Feb 15

Other

Other54th IEEE International Solid-State Circuits Conference, ISSCC 2007
CountryUnited States
CitySan Francisco, CA
Period07/2/1107/2/15

Fingerprint

Interfaces (computer)
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Kwak, Y. H., Jung, I., Lee, H. D., Choi, Y. J., Kumar, Y., & Kim, C. (2007). A one-cycle lock time slew-rate-controlled output driver. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference [4242438] https://doi.org/10.1109/ISSCC.2007.373467

A one-cycle lock time slew-rate-controlled output driver. / Kwak, Young Ho; Jung, Inhwa; Lee, Hyung Dong; Choi, Young Jung; Kumar, Yogendera; Kim, Chulwoo.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2007. 4242438.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kwak, YH, Jung, I, Lee, HD, Choi, YJ, Kumar, Y & Kim, C 2007, A one-cycle lock time slew-rate-controlled output driver. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference., 4242438, 54th IEEE International Solid-State Circuits Conference, ISSCC 2007, San Francisco, CA, United States, 07/2/11. https://doi.org/10.1109/ISSCC.2007.373467
Kwak YH, Jung I, Lee HD, Choi YJ, Kumar Y, Kim C. A one-cycle lock time slew-rate-controlled output driver. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2007. 4242438 https://doi.org/10.1109/ISSCC.2007.373467
Kwak, Young Ho ; Jung, Inhwa ; Lee, Hyung Dong ; Choi, Young Jung ; Kumar, Yogendera ; Kim, Chulwoo. / A one-cycle lock time slew-rate-controlled output driver. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2007.
@inproceedings{a766a711beca4f42bed10d3427d50d0b,
title = "A one-cycle lock time slew-rate-controlled output driver",
abstract = "A low-power output-on-demand slew-rate-controlled output driver is presented. It has an open-loop digital scheme and a one-cycle lock time applicable to high-speed memory interfaces. The output driver maintains slew rate between 2.1 V/ns and 3.6V/ns for the SSTL interface. Fabricated in a 0.18μm CMOS process, the control block of the proposed driver occupies 0.009mm 2 and consumes 13.7mW at 1Gb/s. No external resistance is needed to calibrate the output resistance of the output driver.",
author = "Kwak, {Young Ho} and Inhwa Jung and Lee, {Hyung Dong} and Choi, {Young Jung} and Yogendera Kumar and Chulwoo Kim",
year = "2007",
month = "9",
day = "27",
doi = "10.1109/ISSCC.2007.373467",
language = "English",
isbn = "1424408539",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - A one-cycle lock time slew-rate-controlled output driver

AU - Kwak, Young Ho

AU - Jung, Inhwa

AU - Lee, Hyung Dong

AU - Choi, Young Jung

AU - Kumar, Yogendera

AU - Kim, Chulwoo

PY - 2007/9/27

Y1 - 2007/9/27

N2 - A low-power output-on-demand slew-rate-controlled output driver is presented. It has an open-loop digital scheme and a one-cycle lock time applicable to high-speed memory interfaces. The output driver maintains slew rate between 2.1 V/ns and 3.6V/ns for the SSTL interface. Fabricated in a 0.18μm CMOS process, the control block of the proposed driver occupies 0.009mm 2 and consumes 13.7mW at 1Gb/s. No external resistance is needed to calibrate the output resistance of the output driver.

AB - A low-power output-on-demand slew-rate-controlled output driver is presented. It has an open-loop digital scheme and a one-cycle lock time applicable to high-speed memory interfaces. The output driver maintains slew rate between 2.1 V/ns and 3.6V/ns for the SSTL interface. Fabricated in a 0.18μm CMOS process, the control block of the proposed driver occupies 0.009mm 2 and consumes 13.7mW at 1Gb/s. No external resistance is needed to calibrate the output resistance of the output driver.

UR - http://www.scopus.com/inward/record.url?scp=34548862294&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548862294&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2007.373467

DO - 10.1109/ISSCC.2007.373467

M3 - Conference contribution

AN - SCOPUS:34548862294

SN - 1424408539

SN - 9781424408535

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -