A power-aware branch predictor by accessing the BTB selectively

Cheol Hong Kim, Sung Woo Jung, Chu Shik Jhon

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Microarchitects should consider power consumption, together with accuracy, when designing a branch predictor, especially in embedded processors. This paper proposes a power-aware branch predictor, which is based on the gshare predictor, by accessing the BTB (Branch Target Buffer) selectively. To enable the selective access to the BTB, the PHT (Pattern History Table) in the proposed branch predictor is accessed one cycle earlier than the traditional PHT if the program is executed sequentially without branch instructions. As a side effect, two predictions from the PHT are obtained through one access to the PHT, resulting in more power savings. In the proposed branch predictor, if the previous instruction was not a branch and the prediction from the PHT is untaken, the BTB is not accessed to reduce power consumption. If the previous instruction was a branch, the BTB is always accessed, regardless of the prediction from the PHT, to prevent the additional delay/accuracy decrease. The proposed branch predictor reduces the power consumption with little hardware overhead, not incurring additional delay and never harming prediction accuracy. The simulation results show that the proposed branch predictor reduces the power consumption by 29-47%.

Original languageEnglish
Pages (from-to)607-614
Number of pages8
JournalJournal of Computer Science and Technology
Volume20
Issue number5
DOIs
Publication statusPublished - 2005 Sep 1
Externally publishedYes

Fingerprint

Buffer
Predictors
Branch
Electric power utilization
Target
Table
Power Consumption
Prediction
Hardware
Embedded Processor
Power Saving
History
Cycle
Decrease

Keywords

  • Branch predictor
  • BTB
  • Embedded processor
  • Low power design
  • PHT

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

A power-aware branch predictor by accessing the BTB selectively. / Kim, Cheol Hong; Jung, Sung Woo; Jhon, Chu Shik.

In: Journal of Computer Science and Technology, Vol. 20, No. 5, 01.09.2005, p. 607-614.

Research output: Contribution to journalArticle

@article{352419eb0e484f0aad46a105fcc3ffb3,
title = "A power-aware branch predictor by accessing the BTB selectively",
abstract = "Microarchitects should consider power consumption, together with accuracy, when designing a branch predictor, especially in embedded processors. This paper proposes a power-aware branch predictor, which is based on the gshare predictor, by accessing the BTB (Branch Target Buffer) selectively. To enable the selective access to the BTB, the PHT (Pattern History Table) in the proposed branch predictor is accessed one cycle earlier than the traditional PHT if the program is executed sequentially without branch instructions. As a side effect, two predictions from the PHT are obtained through one access to the PHT, resulting in more power savings. In the proposed branch predictor, if the previous instruction was not a branch and the prediction from the PHT is untaken, the BTB is not accessed to reduce power consumption. If the previous instruction was a branch, the BTB is always accessed, regardless of the prediction from the PHT, to prevent the additional delay/accuracy decrease. The proposed branch predictor reduces the power consumption with little hardware overhead, not incurring additional delay and never harming prediction accuracy. The simulation results show that the proposed branch predictor reduces the power consumption by 29-47{\%}.",
keywords = "Branch predictor, BTB, Embedded processor, Low power design, PHT",
author = "Kim, {Cheol Hong} and Jung, {Sung Woo} and Jhon, {Chu Shik}",
year = "2005",
month = "9",
day = "1",
doi = "10.1007/s11390-005-0607-y",
language = "English",
volume = "20",
pages = "607--614",
journal = "Journal of Computer Science and Technology",
issn = "1000-9000",
publisher = "Springer New York",
number = "5",

}

TY - JOUR

T1 - A power-aware branch predictor by accessing the BTB selectively

AU - Kim, Cheol Hong

AU - Jung, Sung Woo

AU - Jhon, Chu Shik

PY - 2005/9/1

Y1 - 2005/9/1

N2 - Microarchitects should consider power consumption, together with accuracy, when designing a branch predictor, especially in embedded processors. This paper proposes a power-aware branch predictor, which is based on the gshare predictor, by accessing the BTB (Branch Target Buffer) selectively. To enable the selective access to the BTB, the PHT (Pattern History Table) in the proposed branch predictor is accessed one cycle earlier than the traditional PHT if the program is executed sequentially without branch instructions. As a side effect, two predictions from the PHT are obtained through one access to the PHT, resulting in more power savings. In the proposed branch predictor, if the previous instruction was not a branch and the prediction from the PHT is untaken, the BTB is not accessed to reduce power consumption. If the previous instruction was a branch, the BTB is always accessed, regardless of the prediction from the PHT, to prevent the additional delay/accuracy decrease. The proposed branch predictor reduces the power consumption with little hardware overhead, not incurring additional delay and never harming prediction accuracy. The simulation results show that the proposed branch predictor reduces the power consumption by 29-47%.

AB - Microarchitects should consider power consumption, together with accuracy, when designing a branch predictor, especially in embedded processors. This paper proposes a power-aware branch predictor, which is based on the gshare predictor, by accessing the BTB (Branch Target Buffer) selectively. To enable the selective access to the BTB, the PHT (Pattern History Table) in the proposed branch predictor is accessed one cycle earlier than the traditional PHT if the program is executed sequentially without branch instructions. As a side effect, two predictions from the PHT are obtained through one access to the PHT, resulting in more power savings. In the proposed branch predictor, if the previous instruction was not a branch and the prediction from the PHT is untaken, the BTB is not accessed to reduce power consumption. If the previous instruction was a branch, the BTB is always accessed, regardless of the prediction from the PHT, to prevent the additional delay/accuracy decrease. The proposed branch predictor reduces the power consumption with little hardware overhead, not incurring additional delay and never harming prediction accuracy. The simulation results show that the proposed branch predictor reduces the power consumption by 29-47%.

KW - Branch predictor

KW - BTB

KW - Embedded processor

KW - Low power design

KW - PHT

UR - http://www.scopus.com/inward/record.url?scp=33644589561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33644589561&partnerID=8YFLogxK

U2 - 10.1007/s11390-005-0607-y

DO - 10.1007/s11390-005-0607-y

M3 - Article

VL - 20

SP - 607

EP - 614

JO - Journal of Computer Science and Technology

JF - Journal of Computer Science and Technology

SN - 1000-9000

IS - 5

ER -