A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface

Sang Joon Hwang, Young Hyun Jun, Man Young Sung

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

The keys to good signal integrity in a Graphic DDR3 (GDDR3) SDRAM interface for a bandwidth up to 1.4Gbps/pin are the minimization of input/output pin capacitance and the accurate control of the output data skew. The proposed pre-emphasis output buffer control scheme provides output data skew minimization without an increase of input/output pin capacitance. Compared to the conventional scheme, the output data aperture window of proposed scheme has increased by 18% and the data output skew has decreased by 48%.

Original languageEnglish
Pages (from-to)446-451
Number of pages6
JournalIEICE Electronics Express
Volume5
Issue number12
DOIs
Publication statusPublished - 2008 Jun 25

Fingerprint

Buffers
Capacitance
buffers
output
Bandwidth
windows (apertures)
capacitance
optimization
integrity
bandwidth

Keywords

  • GDDR3 SDRAM
  • Signal integrity
  • Termination

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface. / Hwang, Sang Joon; Jun, Young Hyun; Sung, Man Young.

In: IEICE Electronics Express, Vol. 5, No. 12, 25.06.2008, p. 446-451.

Research output: Contribution to journalArticle

Hwang, Sang Joon ; Jun, Young Hyun ; Sung, Man Young. / A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface. In: IEICE Electronics Express. 2008 ; Vol. 5, No. 12. pp. 446-451.
@article{675d256d93bf4dadb69e7d5be89f8b37,
title = "A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface",
abstract = "The keys to good signal integrity in a Graphic DDR3 (GDDR3) SDRAM interface for a bandwidth up to 1.4Gbps/pin are the minimization of input/output pin capacitance and the accurate control of the output data skew. The proposed pre-emphasis output buffer control scheme provides output data skew minimization without an increase of input/output pin capacitance. Compared to the conventional scheme, the output data aperture window of proposed scheme has increased by 18{\%} and the data output skew has decreased by 48{\%}.",
keywords = "GDDR3 SDRAM, Signal integrity, Termination",
author = "Hwang, {Sang Joon} and Jun, {Young Hyun} and Sung, {Man Young}",
year = "2008",
month = "6",
day = "25",
doi = "10.1587/elex.5.446",
language = "English",
volume = "5",
pages = "446--451",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "12",

}

TY - JOUR

T1 - A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface

AU - Hwang, Sang Joon

AU - Jun, Young Hyun

AU - Sung, Man Young

PY - 2008/6/25

Y1 - 2008/6/25

N2 - The keys to good signal integrity in a Graphic DDR3 (GDDR3) SDRAM interface for a bandwidth up to 1.4Gbps/pin are the minimization of input/output pin capacitance and the accurate control of the output data skew. The proposed pre-emphasis output buffer control scheme provides output data skew minimization without an increase of input/output pin capacitance. Compared to the conventional scheme, the output data aperture window of proposed scheme has increased by 18% and the data output skew has decreased by 48%.

AB - The keys to good signal integrity in a Graphic DDR3 (GDDR3) SDRAM interface for a bandwidth up to 1.4Gbps/pin are the minimization of input/output pin capacitance and the accurate control of the output data skew. The proposed pre-emphasis output buffer control scheme provides output data skew minimization without an increase of input/output pin capacitance. Compared to the conventional scheme, the output data aperture window of proposed scheme has increased by 18% and the data output skew has decreased by 48%.

KW - GDDR3 SDRAM

KW - Signal integrity

KW - Termination

UR - http://www.scopus.com/inward/record.url?scp=47249128625&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47249128625&partnerID=8YFLogxK

U2 - 10.1587/elex.5.446

DO - 10.1587/elex.5.446

M3 - Article

AN - SCOPUS:47249128625

VL - 5

SP - 446

EP - 451

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 12

ER -