A processor-based decoupled timing controller for flexible and low-cost 2D/3D plasma display panel design

Yeoul Na, Seok Joong Hwang, Junkyu Min, Taejin Kim, Seon Wook Kim

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

Recently PDP market has been shrinking gradually, but the expansion of 3D (3 dimensional) TV provides a new opportunity to PDP of retrieving its market share by favor of its higher response speed over LCD. In this paper, we propose a novel processor-based decoupled PDP timing controller design which is flexible, and therefore meets the design requirements, i.e., to support rapid and low cost design revision. To generate high frequency signal in real-time without any undesired latency, we adopt a decoupled architecture to the PDP timing controller. The design also supports multi-clock domain signal generation by managing multiple threads. Taking advantage of the flexibility and programmability in software execution, the design for 2D (2 dimensional) can be also easily extended to 3D design with minor modification. We implemented a prototype system of the proposed design which successfully runs on FPGA attached to 42-inch and 50-inch PDP panels with high-definition (HD) resolution. The system generates multi-clock domain timing control signals at 100 MHz and 133 MHz simultaneously and the extension for 3D design has negligible resource increments over the 2D design.

Original languageEnglish
Article number5735476
Pages (from-to)19-27
Number of pages9
JournalIEEE Transactions on Consumer Electronics
Volume57
Issue number1
DOIs
Publication statusPublished - 2011 Feb 1

Fingerprint

Display devices
Plasmas
Controllers
Costs
Clocks
Liquid crystal displays
Field programmable gate arrays (FPGA)

Keywords

  • Decoupled Architecture
  • Flexibility
  • PDP
  • Timing Controller

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Media Technology

Cite this

A processor-based decoupled timing controller for flexible and low-cost 2D/3D plasma display panel design. / Na, Yeoul; Hwang, Seok Joong; Min, Junkyu; Kim, Taejin; Kim, Seon Wook.

In: IEEE Transactions on Consumer Electronics, Vol. 57, No. 1, 5735476, 01.02.2011, p. 19-27.

Research output: Contribution to journalArticle

@article{70e6e33a7b6c4d119478ddea43ac4a28,
title = "A processor-based decoupled timing controller for flexible and low-cost 2D/3D plasma display panel design",
abstract = "Recently PDP market has been shrinking gradually, but the expansion of 3D (3 dimensional) TV provides a new opportunity to PDP of retrieving its market share by favor of its higher response speed over LCD. In this paper, we propose a novel processor-based decoupled PDP timing controller design which is flexible, and therefore meets the design requirements, i.e., to support rapid and low cost design revision. To generate high frequency signal in real-time without any undesired latency, we adopt a decoupled architecture to the PDP timing controller. The design also supports multi-clock domain signal generation by managing multiple threads. Taking advantage of the flexibility and programmability in software execution, the design for 2D (2 dimensional) can be also easily extended to 3D design with minor modification. We implemented a prototype system of the proposed design which successfully runs on FPGA attached to 42-inch and 50-inch PDP panels with high-definition (HD) resolution. The system generates multi-clock domain timing control signals at 100 MHz and 133 MHz simultaneously and the extension for 3D design has negligible resource increments over the 2D design.",
keywords = "Decoupled Architecture, Flexibility, PDP, Timing Controller",
author = "Yeoul Na and Hwang, {Seok Joong} and Junkyu Min and Taejin Kim and Kim, {Seon Wook}",
year = "2011",
month = "2",
day = "1",
doi = "10.1109/TCE.2011.5735476",
language = "English",
volume = "57",
pages = "19--27",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A processor-based decoupled timing controller for flexible and low-cost 2D/3D plasma display panel design

AU - Na, Yeoul

AU - Hwang, Seok Joong

AU - Min, Junkyu

AU - Kim, Taejin

AU - Kim, Seon Wook

PY - 2011/2/1

Y1 - 2011/2/1

N2 - Recently PDP market has been shrinking gradually, but the expansion of 3D (3 dimensional) TV provides a new opportunity to PDP of retrieving its market share by favor of its higher response speed over LCD. In this paper, we propose a novel processor-based decoupled PDP timing controller design which is flexible, and therefore meets the design requirements, i.e., to support rapid and low cost design revision. To generate high frequency signal in real-time without any undesired latency, we adopt a decoupled architecture to the PDP timing controller. The design also supports multi-clock domain signal generation by managing multiple threads. Taking advantage of the flexibility and programmability in software execution, the design for 2D (2 dimensional) can be also easily extended to 3D design with minor modification. We implemented a prototype system of the proposed design which successfully runs on FPGA attached to 42-inch and 50-inch PDP panels with high-definition (HD) resolution. The system generates multi-clock domain timing control signals at 100 MHz and 133 MHz simultaneously and the extension for 3D design has negligible resource increments over the 2D design.

AB - Recently PDP market has been shrinking gradually, but the expansion of 3D (3 dimensional) TV provides a new opportunity to PDP of retrieving its market share by favor of its higher response speed over LCD. In this paper, we propose a novel processor-based decoupled PDP timing controller design which is flexible, and therefore meets the design requirements, i.e., to support rapid and low cost design revision. To generate high frequency signal in real-time without any undesired latency, we adopt a decoupled architecture to the PDP timing controller. The design also supports multi-clock domain signal generation by managing multiple threads. Taking advantage of the flexibility and programmability in software execution, the design for 2D (2 dimensional) can be also easily extended to 3D design with minor modification. We implemented a prototype system of the proposed design which successfully runs on FPGA attached to 42-inch and 50-inch PDP panels with high-definition (HD) resolution. The system generates multi-clock domain timing control signals at 100 MHz and 133 MHz simultaneously and the extension for 3D design has negligible resource increments over the 2D design.

KW - Decoupled Architecture

KW - Flexibility

KW - PDP

KW - Timing Controller

UR - http://www.scopus.com/inward/record.url?scp=79953193745&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953193745&partnerID=8YFLogxK

U2 - 10.1109/TCE.2011.5735476

DO - 10.1109/TCE.2011.5735476

M3 - Article

VL - 57

SP - 19

EP - 27

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 1

M1 - 5735476

ER -