A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching

Junghee Lee, Hyung Gyu Lee, Soonhoi Ha, Jongman Kim, Chrysostomos Nicopoulos

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Massively Parallel Processing Arrays (MPPA) constitute programmable hardware accelerators that excel in the execution of applications exhibiting Data-Level Parallelism (DLP). The concept of employing such programmable accelerators as sidekicks to the more traditional, general-purpose processing cores has very recently entered the mainstream; both Intel and AMD have introduced processor architectures integrating a Graphics Processing Unit (GPU) alongside the main CPU cores. These GPU engines are expected to play a pivotal role in the espousal of General-Purpose computing on GPUs (GPGPU). However, the widespread adoption of MPPAs, in general, as hardware accelerators entails the effective tackling of some fundamental obstacles: the expressiveness of the programming model, the debugging capabilities, and the memory hierarchy design. Toward this end, this paper proposes a hardware architecture for MPPA that adopts an event-driven execution model. It supports dynamic task scheduling, which offers better expressiveness to the execution model and improves the utilization of processing elements. Moreover, a novel module-level prefetching mechanism - enabled by the specification of the execution model - hides the access time to memory and the scheduler. The execution model also ensures complete encapsulation of the modules, which greatly facilitates debugging. Finally, the fact that all associated inputs of a module are explicitly known can be exploited by the hardware to hide memory access latency without having to resort to caches and a cache coherence protocol. Results using a cycle-level simulator of the proposed architecture and a variety of real application benchmarks demonstrate the efficacy and efficiency of the proposed paradigm.

Original languageEnglish
Title of host publicationCF '12 - Proceedings of the ACM Computing Frontiers Conference
Pages153-162
Number of pages10
DOIs
Publication statusPublished - 2012
Externally publishedYes
EventACM Computing Frontiers Conference, CF '12 - Cagliari, Italy
Duration: 2012 May 152012 May 17

Publication series

NameCF '12 - Proceedings of the ACM Computing Frontiers Conference

Other

OtherACM Computing Frontiers Conference, CF '12
CountryItaly
CityCagliari
Period12/5/1512/5/17

Keywords

  • dynamic scheduling
  • hardware accelerator
  • many-core
  • prefetch
  • programmable
  • reconfigurable

ASJC Scopus subject areas

  • Software

Fingerprint Dive into the research topics of 'A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching'. Together they form a unique fingerprint.

  • Cite this

    Lee, J., Lee, H. G., Ha, S., Kim, J., & Nicopoulos, C. (2012). A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching. In CF '12 - Proceedings of the ACM Computing Frontiers Conference (pp. 153-162). (CF '12 - Proceedings of the ACM Computing Frontiers Conference). https://doi.org/10.1145/2212908.2212931