A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption

Seok Jae Lee, Ji Woong Choi, Seon Wook Kim, Jongsun Park

Research output: Contribution to journalArticle

35 Citations (Scopus)

Abstract

This paper presents an architectural approach to the design of low power reconfigurable finite impulse response (FIR) filter. The approach is well suited when the filter order is fixed and not changed for particular applications, and efficient trade-off between power savings and filter performance can be made using the proposed architecture. Generally, FIR filter has large amplitude variations in input data and coefficients. Considering the amplitude of both the filter coefficients and inputs, the proposed FIR filter dynamically changes the filter order. Mathematical analysis on power savings and filter performance degradation and its experimental results show that the proposed approach achieves significant power savings without seriously compromising the filter performance. The power savings is up to 41.9% with minor performance degradation, and the area overhead of the proposed scheme is less than 5.3% compared to the conventional approach.

Original languageEnglish
Article number5640702
Pages (from-to)2221-2228
Number of pages8
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number12
DOIs
Publication statusPublished - 2011 Dec

Keywords

  • Approximate filtering
  • low power filter
  • reconfigurable design

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption'. Together they form a unique fingerprint.

  • Cite this