A reverse engineering approach to generate a virtual plant model for PLC simulation

Sang C. Park, Minsuk Ko, Minho Chang

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

A reverse engineering approach to generate a virtual plant model is proposed. The model can be used for programmable logical controller (PLC) simulation. The virtual plant model for the PLC simulation consists of virtual device models and must interact with the input and output signals of a PLC. The behavior of a virtual device model should be the same as that of real device. Conventionally, the discrete event system specifications (DEVS) formalism has been used to represent the behavior of a virtual device model. Modeling using DEVS formalism, however, requires in-depth knowledge of the simulation area, as well as a significant amount of time and effort. One of the key ideas of the proposed methodology is to provide a method to generate a virtual plant model using both log data (time-stamped signal history) and a PLC I/O signal table extracted from the existing production system. The proposed reverse engineering approach provides two major benefits: (1) significant reduction in the time and effort for the construction of a reliable virtual plant model of a current production system, which can be referenced for newly planned production systems, and (2) reduction in the stabilization time of a production system through PLC simulation. The proposed approach was implemented and applied to an automated production line.

Original languageEnglish
Pages (from-to)2459-2469
Number of pages11
JournalInternational Journal of Advanced Manufacturing Technology
Volume69
Issue number9-12
DOIs
Publication statusPublished - 2013 Dec 1

Fingerprint

Reverse engineering
Programmable logic controllers
Discrete event simulation
Specifications
Stabilization

Keywords

  • DEVS
  • PLC simulation
  • Virtual device model
  • Virtual plant model

ASJC Scopus subject areas

  • Industrial and Manufacturing Engineering
  • Control and Systems Engineering
  • Computer Science Applications
  • Software
  • Mechanical Engineering

Cite this

A reverse engineering approach to generate a virtual plant model for PLC simulation. / Park, Sang C.; Ko, Minsuk; Chang, Minho.

In: International Journal of Advanced Manufacturing Technology, Vol. 69, No. 9-12, 01.12.2013, p. 2459-2469.

Research output: Contribution to journalArticle

@article{f407286fdd4849cd9ef01c21caef572b,
title = "A reverse engineering approach to generate a virtual plant model for PLC simulation",
abstract = "A reverse engineering approach to generate a virtual plant model is proposed. The model can be used for programmable logical controller (PLC) simulation. The virtual plant model for the PLC simulation consists of virtual device models and must interact with the input and output signals of a PLC. The behavior of a virtual device model should be the same as that of real device. Conventionally, the discrete event system specifications (DEVS) formalism has been used to represent the behavior of a virtual device model. Modeling using DEVS formalism, however, requires in-depth knowledge of the simulation area, as well as a significant amount of time and effort. One of the key ideas of the proposed methodology is to provide a method to generate a virtual plant model using both log data (time-stamped signal history) and a PLC I/O signal table extracted from the existing production system. The proposed reverse engineering approach provides two major benefits: (1) significant reduction in the time and effort for the construction of a reliable virtual plant model of a current production system, which can be referenced for newly planned production systems, and (2) reduction in the stabilization time of a production system through PLC simulation. The proposed approach was implemented and applied to an automated production line.",
keywords = "DEVS, PLC simulation, Virtual device model, Virtual plant model",
author = "Park, {Sang C.} and Minsuk Ko and Minho Chang",
year = "2013",
month = "12",
day = "1",
doi = "10.1007/s00170-013-5209-1",
language = "English",
volume = "69",
pages = "2459--2469",
journal = "International Journal of Advanced Manufacturing Technology",
issn = "0268-3768",
publisher = "Springer London",
number = "9-12",

}

TY - JOUR

T1 - A reverse engineering approach to generate a virtual plant model for PLC simulation

AU - Park, Sang C.

AU - Ko, Minsuk

AU - Chang, Minho

PY - 2013/12/1

Y1 - 2013/12/1

N2 - A reverse engineering approach to generate a virtual plant model is proposed. The model can be used for programmable logical controller (PLC) simulation. The virtual plant model for the PLC simulation consists of virtual device models and must interact with the input and output signals of a PLC. The behavior of a virtual device model should be the same as that of real device. Conventionally, the discrete event system specifications (DEVS) formalism has been used to represent the behavior of a virtual device model. Modeling using DEVS formalism, however, requires in-depth knowledge of the simulation area, as well as a significant amount of time and effort. One of the key ideas of the proposed methodology is to provide a method to generate a virtual plant model using both log data (time-stamped signal history) and a PLC I/O signal table extracted from the existing production system. The proposed reverse engineering approach provides two major benefits: (1) significant reduction in the time and effort for the construction of a reliable virtual plant model of a current production system, which can be referenced for newly planned production systems, and (2) reduction in the stabilization time of a production system through PLC simulation. The proposed approach was implemented and applied to an automated production line.

AB - A reverse engineering approach to generate a virtual plant model is proposed. The model can be used for programmable logical controller (PLC) simulation. The virtual plant model for the PLC simulation consists of virtual device models and must interact with the input and output signals of a PLC. The behavior of a virtual device model should be the same as that of real device. Conventionally, the discrete event system specifications (DEVS) formalism has been used to represent the behavior of a virtual device model. Modeling using DEVS formalism, however, requires in-depth knowledge of the simulation area, as well as a significant amount of time and effort. One of the key ideas of the proposed methodology is to provide a method to generate a virtual plant model using both log data (time-stamped signal history) and a PLC I/O signal table extracted from the existing production system. The proposed reverse engineering approach provides two major benefits: (1) significant reduction in the time and effort for the construction of a reliable virtual plant model of a current production system, which can be referenced for newly planned production systems, and (2) reduction in the stabilization time of a production system through PLC simulation. The proposed approach was implemented and applied to an automated production line.

KW - DEVS

KW - PLC simulation

KW - Virtual device model

KW - Virtual plant model

UR - http://www.scopus.com/inward/record.url?scp=84892364260&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84892364260&partnerID=8YFLogxK

U2 - 10.1007/s00170-013-5209-1

DO - 10.1007/s00170-013-5209-1

M3 - Article

VL - 69

SP - 2459

EP - 2469

JO - International Journal of Advanced Manufacturing Technology

JF - International Journal of Advanced Manufacturing Technology

SN - 0268-3768

IS - 9-12

ER -