A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs

Yunsoo Park, Jintae Kim, Chulwoo Kim

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

This paper presents a foreground calibration method for both a sampler and a track-and-hold (T/H) buffer bandwidth mismatch in highly time-interleaved analog-to-digital converters (TI-ADCs). The T/H buffer bandwidth mismatch stems from the length difference of interconnect lines between the buffer and the channel ADC, while the sampler bandwidth mismatch arises from the mismatch in a switch and a sampling capacitor. To address both mismatches along with other mismatches residing in TI-ADCs, this papers utilizes least-squares (LS) minimization technique in order to extract mismatch parameters while injecting a sinewave at two distinct frequencies. Programmable capacitor arrays (PCAs) are used to tune the bandwidth of sampler, and correcting buffer bandwidth mismatch is performed in digital-domain. The method presented here is scalable to arbitrary number of interleaved paths, and can easily be combined with existing calibration methods for gain, offset, and timing-skew mismatches. Numerical experiment via Monte-Carlo simulations demonstrates significant performance improvement in the spurious-free dynamic range (SFDR) from 38 dB to 75 dB for a 32-channel time-interleaved ADC model that includes all major mismatches.

Original languageEnglish
Article number7676404
Pages (from-to)1889-1897
Number of pages9
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume63
Issue number11
DOIs
Publication statusPublished - 2016 Nov 1

Fingerprint

Calibration
Bandwidth
Digital to analog conversion
Capacitors
Switches
Sampling
Experiments

Keywords

  • Analog-to-digital conversion
  • bandwidth mismatch
  • channel mismatch
  • time-interleaved analog-to-digital converters (TI-ADCs) calibration

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs. / Park, Yunsoo; Kim, Jintae; Kim, Chulwoo.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 63, No. 11, 7676404, 01.11.2016, p. 1889-1897.

Research output: Contribution to journalArticle

@article{e3d3954286f841d99ce41d3b1bc7e90c,
title = "A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs",
abstract = "This paper presents a foreground calibration method for both a sampler and a track-and-hold (T/H) buffer bandwidth mismatch in highly time-interleaved analog-to-digital converters (TI-ADCs). The T/H buffer bandwidth mismatch stems from the length difference of interconnect lines between the buffer and the channel ADC, while the sampler bandwidth mismatch arises from the mismatch in a switch and a sampling capacitor. To address both mismatches along with other mismatches residing in TI-ADCs, this papers utilizes least-squares (LS) minimization technique in order to extract mismatch parameters while injecting a sinewave at two distinct frequencies. Programmable capacitor arrays (PCAs) are used to tune the bandwidth of sampler, and correcting buffer bandwidth mismatch is performed in digital-domain. The method presented here is scalable to arbitrary number of interleaved paths, and can easily be combined with existing calibration methods for gain, offset, and timing-skew mismatches. Numerical experiment via Monte-Carlo simulations demonstrates significant performance improvement in the spurious-free dynamic range (SFDR) from 38 dB to 75 dB for a 32-channel time-interleaved ADC model that includes all major mismatches.",
keywords = "Analog-to-digital conversion, bandwidth mismatch, channel mismatch, time-interleaved analog-to-digital converters (TI-ADCs) calibration",
author = "Yunsoo Park and Jintae Kim and Chulwoo Kim",
year = "2016",
month = "11",
day = "1",
doi = "10.1109/TCSI.2016.2593927",
language = "English",
volume = "63",
pages = "1889--1897",
journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs

AU - Park, Yunsoo

AU - Kim, Jintae

AU - Kim, Chulwoo

PY - 2016/11/1

Y1 - 2016/11/1

N2 - This paper presents a foreground calibration method for both a sampler and a track-and-hold (T/H) buffer bandwidth mismatch in highly time-interleaved analog-to-digital converters (TI-ADCs). The T/H buffer bandwidth mismatch stems from the length difference of interconnect lines between the buffer and the channel ADC, while the sampler bandwidth mismatch arises from the mismatch in a switch and a sampling capacitor. To address both mismatches along with other mismatches residing in TI-ADCs, this papers utilizes least-squares (LS) minimization technique in order to extract mismatch parameters while injecting a sinewave at two distinct frequencies. Programmable capacitor arrays (PCAs) are used to tune the bandwidth of sampler, and correcting buffer bandwidth mismatch is performed in digital-domain. The method presented here is scalable to arbitrary number of interleaved paths, and can easily be combined with existing calibration methods for gain, offset, and timing-skew mismatches. Numerical experiment via Monte-Carlo simulations demonstrates significant performance improvement in the spurious-free dynamic range (SFDR) from 38 dB to 75 dB for a 32-channel time-interleaved ADC model that includes all major mismatches.

AB - This paper presents a foreground calibration method for both a sampler and a track-and-hold (T/H) buffer bandwidth mismatch in highly time-interleaved analog-to-digital converters (TI-ADCs). The T/H buffer bandwidth mismatch stems from the length difference of interconnect lines between the buffer and the channel ADC, while the sampler bandwidth mismatch arises from the mismatch in a switch and a sampling capacitor. To address both mismatches along with other mismatches residing in TI-ADCs, this papers utilizes least-squares (LS) minimization technique in order to extract mismatch parameters while injecting a sinewave at two distinct frequencies. Programmable capacitor arrays (PCAs) are used to tune the bandwidth of sampler, and correcting buffer bandwidth mismatch is performed in digital-domain. The method presented here is scalable to arbitrary number of interleaved paths, and can easily be combined with existing calibration methods for gain, offset, and timing-skew mismatches. Numerical experiment via Monte-Carlo simulations demonstrates significant performance improvement in the spurious-free dynamic range (SFDR) from 38 dB to 75 dB for a 32-channel time-interleaved ADC model that includes all major mismatches.

KW - Analog-to-digital conversion

KW - bandwidth mismatch

KW - channel mismatch

KW - time-interleaved analog-to-digital converters (TI-ADCs) calibration

UR - http://www.scopus.com/inward/record.url?scp=84994044001&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84994044001&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2016.2593927

DO - 10.1109/TCSI.2016.2593927

M3 - Article

VL - 63

SP - 1889

EP - 1897

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 11

M1 - 7676404

ER -