A SHA-less 10-bit 80-MS/s CMOS pipelined ADC

Young Mok Jung, Jin Zhe, Chan Keun Kwon, Hoon Ki Kim, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper describes a 10-bit, 80MS/s CMOS pipelined Analog to Digital converter(ADC) that is implemented in a standard 180 nm technology. The ADC removes the Sample-and-Hold amplifier (SHA) to save power dissipation and die chip area. A 1.5 bit/stage architecture is used in the first stage to lower front-end. The pipelined ADC achieved a peak signal-to-noise-and-distortion ratio(SNR) of 58.2 dB, and a power consumption of 55 mW.

Original languageEnglish
Title of host publicationICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012 - Xi'an, China
Duration: 2012 Oct 292012 Nov 1

Other

Other2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012
CountryChina
CityXi'an
Period12/10/2912/11/1

Fingerprint

Digital to analog conversion
Energy dissipation
Electric power utilization

ASJC Scopus subject areas

  • Human-Computer Interaction
  • Electrical and Electronic Engineering

Cite this

Jung, Y. M., Zhe, J., Kwon, C. K., Kim, H. K., & Kim, S-W. (2012). A SHA-less 10-bit 80-MS/s CMOS pipelined ADC. In ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings [6467927] https://doi.org/10.1109/ICSICT.2012.6467927

A SHA-less 10-bit 80-MS/s CMOS pipelined ADC. / Jung, Young Mok; Zhe, Jin; Kwon, Chan Keun; Kim, Hoon Ki; Kim, Soo-Won.

ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. 2012. 6467927.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jung, YM, Zhe, J, Kwon, CK, Kim, HK & Kim, S-W 2012, A SHA-less 10-bit 80-MS/s CMOS pipelined ADC. in ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings., 6467927, 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012, Xi'an, China, 12/10/29. https://doi.org/10.1109/ICSICT.2012.6467927
Jung YM, Zhe J, Kwon CK, Kim HK, Kim S-W. A SHA-less 10-bit 80-MS/s CMOS pipelined ADC. In ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. 2012. 6467927 https://doi.org/10.1109/ICSICT.2012.6467927
Jung, Young Mok ; Zhe, Jin ; Kwon, Chan Keun ; Kim, Hoon Ki ; Kim, Soo-Won. / A SHA-less 10-bit 80-MS/s CMOS pipelined ADC. ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings. 2012.
@inproceedings{a8b074bb08fc4c1291c3cc4ecde519e6,
title = "A SHA-less 10-bit 80-MS/s CMOS pipelined ADC",
abstract = "This paper describes a 10-bit, 80MS/s CMOS pipelined Analog to Digital converter(ADC) that is implemented in a standard 180 nm technology. The ADC removes the Sample-and-Hold amplifier (SHA) to save power dissipation and die chip area. A 1.5 bit/stage architecture is used in the first stage to lower front-end. The pipelined ADC achieved a peak signal-to-noise-and-distortion ratio(SNR) of 58.2 dB, and a power consumption of 55 mW.",
author = "Jung, {Young Mok} and Jin Zhe and Kwon, {Chan Keun} and Kim, {Hoon Ki} and Soo-Won Kim",
year = "2012",
month = "12",
day = "1",
doi = "10.1109/ICSICT.2012.6467927",
language = "English",
isbn = "9781467324724",
booktitle = "ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",

}

TY - GEN

T1 - A SHA-less 10-bit 80-MS/s CMOS pipelined ADC

AU - Jung, Young Mok

AU - Zhe, Jin

AU - Kwon, Chan Keun

AU - Kim, Hoon Ki

AU - Kim, Soo-Won

PY - 2012/12/1

Y1 - 2012/12/1

N2 - This paper describes a 10-bit, 80MS/s CMOS pipelined Analog to Digital converter(ADC) that is implemented in a standard 180 nm technology. The ADC removes the Sample-and-Hold amplifier (SHA) to save power dissipation and die chip area. A 1.5 bit/stage architecture is used in the first stage to lower front-end. The pipelined ADC achieved a peak signal-to-noise-and-distortion ratio(SNR) of 58.2 dB, and a power consumption of 55 mW.

AB - This paper describes a 10-bit, 80MS/s CMOS pipelined Analog to Digital converter(ADC) that is implemented in a standard 180 nm technology. The ADC removes the Sample-and-Hold amplifier (SHA) to save power dissipation and die chip area. A 1.5 bit/stage architecture is used in the first stage to lower front-end. The pipelined ADC achieved a peak signal-to-noise-and-distortion ratio(SNR) of 58.2 dB, and a power consumption of 55 mW.

UR - http://www.scopus.com/inward/record.url?scp=84874902126&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874902126&partnerID=8YFLogxK

U2 - 10.1109/ICSICT.2012.6467927

DO - 10.1109/ICSICT.2012.6467927

M3 - Conference contribution

AN - SCOPUS:84874902126

SN - 9781467324724

BT - ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

ER -