A software framework for pipelined arithmetic algorithms in field programmable gate arrays

J. B. Kim, Eunil Won

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

Original languageEnglish
Pages (from-to)83-89
Number of pages7
JournalNuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
Volume883
DOIs
Publication statusPublished - 2018 Mar 1

Keywords

  • C++
  • Code generation
  • FPGA
  • Pipelined arithmetic algorithms
  • Software framework
  • VHDL

ASJC Scopus subject areas

  • Nuclear and High Energy Physics
  • Instrumentation

Fingerprint Dive into the research topics of 'A software framework for pipelined arithmetic algorithms in field programmable gate arrays'. Together they form a unique fingerprint.

  • Cite this