A software framework for pipelined arithmetic algorithms in field programmable gate arrays

J. B. Kim, Eunil Won

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

Original languageEnglish
Pages (from-to)83-89
Number of pages7
JournalNuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
Volume883
DOIs
Publication statusPublished - 2018 Mar 1

Fingerprint

field-programmable gate arrays
Field programmable gate arrays (FPGA)
firmware
computer programs
hardware description languages
Computer hardware description languages
Firmware
hardware
actuators
Hardware
High energy physics
physics
energy

Keywords

  • C++
  • Code generation
  • FPGA
  • Pipelined arithmetic algorithms
  • Software framework
  • VHDL

ASJC Scopus subject areas

  • Nuclear and High Energy Physics
  • Instrumentation

Cite this

@article{4c29ca5f1d6046158948c81aa063bebf,
title = "A software framework for pipelined arithmetic algorithms in field programmable gate arrays",
abstract = "Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.",
keywords = "C++, Code generation, FPGA, Pipelined arithmetic algorithms, Software framework, VHDL",
author = "Kim, {J. B.} and Eunil Won",
year = "2018",
month = "3",
day = "1",
doi = "10.1016/j.nima.2017.11.064",
language = "English",
volume = "883",
pages = "83--89",
journal = "Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment",
issn = "0168-9002",
publisher = "Elsevier",

}

TY - JOUR

T1 - A software framework for pipelined arithmetic algorithms in field programmable gate arrays

AU - Kim, J. B.

AU - Won, Eunil

PY - 2018/3/1

Y1 - 2018/3/1

N2 - Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

AB - Pipelined algorithms implemented in field programmable gate arrays are extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms increases rapidly. For development of such hardware triggers, algorithms are developed in C++, ported to hardware description language for synthesizing firmware, and then ported back to C++ for simulating the firmware response down to the single bit level. We present a C++ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

KW - C++

KW - Code generation

KW - FPGA

KW - Pipelined arithmetic algorithms

KW - Software framework

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=85037548578&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85037548578&partnerID=8YFLogxK

U2 - 10.1016/j.nima.2017.11.064

DO - 10.1016/j.nima.2017.11.064

M3 - Article

AN - SCOPUS:85037548578

VL - 883

SP - 83

EP - 89

JO - Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

JF - Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

SN - 0168-9002

ER -