Abstract
We propose a subtraction-based adder amplifier to be used to implement high-speed and low-power pipelined-ADC's which are employed for high-speed signal processing, i. e. image processing. Proposed amplifier, to be used as a residue amplifier, consumes low-power and occupies small area. We analyzed the amplifier and designed a 1-bit stage of a 10b 50MS/s pipelined analog-to-digital converter.
| Original language | English |
|---|---|
| Pages (from-to) | I333-I336 |
| Journal | Midwest Symposium on Circuits and Systems |
| Volume | 1 |
| Publication status | Published - 2004 |
| Event | The 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings - Hiroshima, Japan Duration: 2004 Jul 25 → 2004 Jul 28 |
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering
Fingerprint Dive into the research topics of 'A subtraction-based adder amplifier for 10b 50MS/s low-power pipelined-ADC's'. Together they form a unique fingerprint.
Cite this
Kim, G. S., Ki, H. J., Kim, S. W., & Yoo, J. T. (2004). A subtraction-based adder amplifier for 10b 50MS/s low-power pipelined-ADC's. Midwest Symposium on Circuits and Systems, 1, I333-I336.