Abstract
We propose a subtraction-based adder amplifier to be used to implement high-speed and low-power pipelined-ADC's which are employed for high-speed signal processing, i. e. image processing. Proposed amplifier, to be used as a residue amplifier, consumes low-power and occupies small area. We analyzed the amplifier and designed a 1-bit stage of a 10b 50MS/s pipelined analog-to-digital converter.
| Original language | English |
|---|---|
| Title of host publication | Midwest Symposium on Circuits and Systems |
| Volume | 1 |
| Publication status | Published - 2004 |
| Event | The 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings - Hiroshima, Japan Duration: 2004 Jul 25 → 2004 Jul 28 |
Other
| Other | The 2004 47th Midwest Symposium on Circuits and Systems - Conference Proceedings |
|---|---|
| Country | Japan |
| City | Hiroshima |
| Period | 04/7/25 → 04/7/28 |
Fingerprint
ASJC Scopus subject areas
- Electrical and Electronic Engineering
- Electronic, Optical and Magnetic Materials
Cite this
A subtraction-based adder amplifier for 10b 50MS/s low-power pipelined-ADC's. / Kim, Gil S.; Ki, Hoon Jae; Kim, Soo-Won; Yoo, Jae Tack.
Midwest Symposium on Circuits and Systems. Vol. 1 2004.Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
}
TY - GEN
T1 - A subtraction-based adder amplifier for 10b 50MS/s low-power pipelined-ADC's
AU - Kim, Gil S.
AU - Ki, Hoon Jae
AU - Kim, Soo-Won
AU - Yoo, Jae Tack
PY - 2004
Y1 - 2004
N2 - We propose a subtraction-based adder amplifier to be used to implement high-speed and low-power pipelined-ADC's which are employed for high-speed signal processing, i. e. image processing. Proposed amplifier, to be used as a residue amplifier, consumes low-power and occupies small area. We analyzed the amplifier and designed a 1-bit stage of a 10b 50MS/s pipelined analog-to-digital converter.
AB - We propose a subtraction-based adder amplifier to be used to implement high-speed and low-power pipelined-ADC's which are employed for high-speed signal processing, i. e. image processing. Proposed amplifier, to be used as a residue amplifier, consumes low-power and occupies small area. We analyzed the amplifier and designed a 1-bit stage of a 10b 50MS/s pipelined analog-to-digital converter.
UR - http://www.scopus.com/inward/record.url?scp=11144232921&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=11144232921&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:11144232921
VL - 1
BT - Midwest Symposium on Circuits and Systems
ER -