A VLSI CHIP for isolated speech recognition system

Sung Nam Kirn; In Chul Hwang; Young Woo Kirn; Soo Won Kim

doi:10.1109/30.536143

A VLSI CHIP for isolated speech recognition system

Sung Nam Kirn, In Chul Hwang, Young Woo Kirn, Soo Won Kim

* Honorary professors

Research output: Contribution to journal › Article › peer-review

17 Citations (Scopus)

Abstract

A VLSI processor is designed for the small-scale isolated speech recognition applications. It is a dedicated processor which detects endpoint, extracts LPC (Linear Predictive Coefficient) cepstral coefficients from the speech signal, and computes the spectral distances using a dynamic time warping(DTW) technique. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%. It is designed in a 0.8 μm CMOS technology, includes 66,760 gates, and runs with a 10MHz clock.

Original language	English
Pages (from-to)	458-467
Number of pages	10
Journal	IEEE Transactions on Consumer Electronics
Volume	42
Issue number	3
DOIs	https://doi.org/10.1109/30.536143
Publication status	Published - 1996

ASJC Scopus subject areas

Media Technology
Electrical and Electronic Engineering

Access to Document

10.1109/30.536143

Cite this

@article{3fc470277ccf4070b2ca18d8bdf9c9ba,

title = "A VLSI CHIP for isolated speech recognition system",

abstract = "A VLSI processor is designed for the small-scale isolated speech recognition applications. It is a dedicated processor which detects endpoint, extracts LPC (Linear Predictive Coefficient) cepstral coefficients from the speech signal, and computes the spectral distances using a dynamic time warping(DTW) technique. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%. It is designed in a 0.8 μm CMOS technology, includes 66,760 gates, and runs with a 10MHz clock.",

author = "Kirn, {Sung Nam} and Hwang, {In Chul} and Kirn, {Young Woo} and Kim, {Soo Won}",

year = "1996",

doi = "10.1109/30.536143",

language = "English",

volume = "42",

pages = "458--467",

journal = "IEEE Transactions on Consumer Electronics",

issn = "0098-3063",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A VLSI CHIP for isolated speech recognition system

AU - Kirn, Sung Nam

AU - Hwang, In Chul

AU - Kirn, Young Woo

AU - Kim, Soo Won

PY - 1996

Y1 - 1996

N2 - A VLSI processor is designed for the small-scale isolated speech recognition applications. It is a dedicated processor which detects endpoint, extracts LPC (Linear Predictive Coefficient) cepstral coefficients from the speech signal, and computes the spectral distances using a dynamic time warping(DTW) technique. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%. It is designed in a 0.8 μm CMOS technology, includes 66,760 gates, and runs with a 10MHz clock.

AB - A VLSI processor is designed for the small-scale isolated speech recognition applications. It is a dedicated processor which detects endpoint, extracts LPC (Linear Predictive Coefficient) cepstral coefficients from the speech signal, and computes the spectral distances using a dynamic time warping(DTW) technique. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%. It is designed in a 0.8 μm CMOS technology, includes 66,760 gates, and runs with a 10MHz clock.

UR - http://www.scopus.com/inward/record.url?scp=0030218427&partnerID=8YFLogxK

U2 - 10.1109/30.536143

DO - 10.1109/30.536143

M3 - Article

AN - SCOPUS:0030218427

SN - 0098-3063

VL - 42

SP - 458

EP - 467

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

IS - 3

ER -

A VLSI CHIP for isolated speech recognition system

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this