An 80-dB SNR 4th-order discrete-time sigma-delta modulator

Chan Keun Kwon, Chan Hui Jeong, Young Jae Min, Young Mok Jung, Soo-Won Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a 4th-order single-bit DT ΔΣ modulator for audio applications. To achieve higher signal-to-noise ratio (SNR), the compensation capacitors in the input of a comparator are exploited to reduce the metastability of a comparator. The proposed modulator has been fabricated in a quantizer level 0.18-μm CMOS process. Measurements show a SNR of 80.27 dB and a signal-to-noise and distortion ratio (SNDR) of 77.58 dB over a 40-kHz signal bandwidth with a sampling clock frequency of 10.24 MHz. A total power consumption including a clock generator is 340 μW with a 1.8-V supply voltage.

Original languageEnglish
Title of host publication2011 International Symposium on Integrated Circuits, ISIC 2011
Pages230-233
Number of pages4
DOIs
Publication statusPublished - 2011 Dec 1
Event2011 International Symposium on Integrated Circuits, ISIC 2011 - SingaporeSingapore, Singapore
Duration: 2011 Dec 122011 Dec 14

Other

Other2011 International Symposium on Integrated Circuits, ISIC 2011
CountrySingapore
CitySingaporeSingapore
Period11/12/1211/12/14

Fingerprint

Modulators
Clocks
Signal to noise ratio
Electric power utilization
Capacitors
Sampling
Bandwidth
Electric potential
Compensation and Redress

Keywords

  • Analog-to-digital converter
  • Comparator-metastability
  • Compensation capacitor
  • Discrete-time ΔΣ modulator

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kwon, C. K., Jeong, C. H., Min, Y. J., Jung, Y. M., & Kim, S-W. (2011). An 80-dB SNR 4th-order discrete-time sigma-delta modulator. In 2011 International Symposium on Integrated Circuits, ISIC 2011 (pp. 230-233). [6131938] https://doi.org/10.1109/ISICir.2011.6131938

An 80-dB SNR 4th-order discrete-time sigma-delta modulator. / Kwon, Chan Keun; Jeong, Chan Hui; Min, Young Jae; Jung, Young Mok; Kim, Soo-Won.

2011 International Symposium on Integrated Circuits, ISIC 2011. 2011. p. 230-233 6131938.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kwon, CK, Jeong, CH, Min, YJ, Jung, YM & Kim, S-W 2011, An 80-dB SNR 4th-order discrete-time sigma-delta modulator. in 2011 International Symposium on Integrated Circuits, ISIC 2011., 6131938, pp. 230-233, 2011 International Symposium on Integrated Circuits, ISIC 2011, SingaporeSingapore, Singapore, 11/12/12. https://doi.org/10.1109/ISICir.2011.6131938
Kwon CK, Jeong CH, Min YJ, Jung YM, Kim S-W. An 80-dB SNR 4th-order discrete-time sigma-delta modulator. In 2011 International Symposium on Integrated Circuits, ISIC 2011. 2011. p. 230-233. 6131938 https://doi.org/10.1109/ISICir.2011.6131938
Kwon, Chan Keun ; Jeong, Chan Hui ; Min, Young Jae ; Jung, Young Mok ; Kim, Soo-Won. / An 80-dB SNR 4th-order discrete-time sigma-delta modulator. 2011 International Symposium on Integrated Circuits, ISIC 2011. 2011. pp. 230-233
@inproceedings{32fd29b4f07b4017b008ef728623cc97,
title = "An 80-dB SNR 4th-order discrete-time sigma-delta modulator",
abstract = "This paper presents a 4th-order single-bit DT ΔΣ modulator for audio applications. To achieve higher signal-to-noise ratio (SNR), the compensation capacitors in the input of a comparator are exploited to reduce the metastability of a comparator. The proposed modulator has been fabricated in a quantizer level 0.18-μm CMOS process. Measurements show a SNR of 80.27 dB and a signal-to-noise and distortion ratio (SNDR) of 77.58 dB over a 40-kHz signal bandwidth with a sampling clock frequency of 10.24 MHz. A total power consumption including a clock generator is 340 μW with a 1.8-V supply voltage.",
keywords = "Analog-to-digital converter, Comparator-metastability, Compensation capacitor, Discrete-time ΔΣ modulator",
author = "Kwon, {Chan Keun} and Jeong, {Chan Hui} and Min, {Young Jae} and Jung, {Young Mok} and Soo-Won Kim",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/ISICir.2011.6131938",
language = "English",
isbn = "9781612848648",
pages = "230--233",
booktitle = "2011 International Symposium on Integrated Circuits, ISIC 2011",

}

TY - GEN

T1 - An 80-dB SNR 4th-order discrete-time sigma-delta modulator

AU - Kwon, Chan Keun

AU - Jeong, Chan Hui

AU - Min, Young Jae

AU - Jung, Young Mok

AU - Kim, Soo-Won

PY - 2011/12/1

Y1 - 2011/12/1

N2 - This paper presents a 4th-order single-bit DT ΔΣ modulator for audio applications. To achieve higher signal-to-noise ratio (SNR), the compensation capacitors in the input of a comparator are exploited to reduce the metastability of a comparator. The proposed modulator has been fabricated in a quantizer level 0.18-μm CMOS process. Measurements show a SNR of 80.27 dB and a signal-to-noise and distortion ratio (SNDR) of 77.58 dB over a 40-kHz signal bandwidth with a sampling clock frequency of 10.24 MHz. A total power consumption including a clock generator is 340 μW with a 1.8-V supply voltage.

AB - This paper presents a 4th-order single-bit DT ΔΣ modulator for audio applications. To achieve higher signal-to-noise ratio (SNR), the compensation capacitors in the input of a comparator are exploited to reduce the metastability of a comparator. The proposed modulator has been fabricated in a quantizer level 0.18-μm CMOS process. Measurements show a SNR of 80.27 dB and a signal-to-noise and distortion ratio (SNDR) of 77.58 dB over a 40-kHz signal bandwidth with a sampling clock frequency of 10.24 MHz. A total power consumption including a clock generator is 340 μW with a 1.8-V supply voltage.

KW - Analog-to-digital converter

KW - Comparator-metastability

KW - Compensation capacitor

KW - Discrete-time ΔΣ modulator

UR - http://www.scopus.com/inward/record.url?scp=84863057618&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863057618&partnerID=8YFLogxK

U2 - 10.1109/ISICir.2011.6131938

DO - 10.1109/ISICir.2011.6131938

M3 - Conference contribution

SN - 9781612848648

SP - 230

EP - 233

BT - 2011 International Symposium on Integrated Circuits, ISIC 2011

ER -