An accurate architectural simulator for ARM1136

Hyo Joong Suh; Sung Woo Chung

doi:10.1007/11596356_35

An accurate architectural simulator for ARM1136

Hyo Joong Suh, Sung Woo Chung

Department of Computer Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

Original language	English
Title of host publication	Embedded and Ubiquitous Computing - International Conference EUC 2005, Proceedings
Publisher	Springer Verlag
Pages	331-339
Number of pages	9
ISBN (Print)	3540308075, 9783540308072
DOIs	https://doi.org/10.1007/11596356_35
Publication status	Published - 2005
Event	International Conference on Embedded and Ubiquitous Computing, EUC 2005 - Nagasaki, Japan Duration: 2005 Dec 6 → 2005 Dec 9

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	3824 LNCS
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Other

Other	International Conference on Embedded and Ubiquitous Computing, EUC 2005
Country	Japan
City	Nagasaki
Period	05/12/6 → 05/12/9

ASJC Scopus subject areas

Theoretical Computer Science
Computer Science(all)

Access to Document

10.1007/11596356_35

Fingerprint Dive into the research topics of 'An accurate architectural simulator for ARM1136'. Together they form a unique fingerprint.

Cite this

Suh, H. J., & Chung, S. W. (2005). An accurate architectural simulator for ARM1136. In Embedded and Ubiquitous Computing - International Conference EUC 2005, Proceedings (pp. 331-339). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3824 LNCS). Springer Verlag. https://doi.org/10.1007/11596356_35

An accurate architectural simulator for ARM1136. / Suh, Hyo Joong; Chung, Sung Woo.

Embedded and Ubiquitous Computing - International Conference EUC 2005, Proceedings. Springer Verlag, 2005. p. 331-339 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3824 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Suh, HJ & Chung, SW 2005, An accurate architectural simulator for ARM1136. in Embedded and Ubiquitous Computing - International Conference EUC 2005, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 3824 LNCS, Springer Verlag, pp. 331-339, International Conference on Embedded and Ubiquitous Computing, EUC 2005, Nagasaki, Japan, 05/12/6. https://doi.org/10.1007/11596356_35

@inproceedings{c6581d513aad4992ab7b2d8f10889c20,

title = "An accurate architectural simulator for ARM1136",

abstract = "Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.",

author = "Suh, {Hyo Joong} and Chung, {Sung Woo}",

year = "2005",

doi = "10.1007/11596356_35",

language = "English",

isbn = "3540308075",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "331--339",

booktitle = "Embedded and Ubiquitous Computing - International Conference EUC 2005, Proceedings",

note = "International Conference on Embedded and Ubiquitous Computing, EUC 2005 ; Conference date: 06-12-2005 Through 09-12-2005",

}

TY - GEN

T1 - An accurate architectural simulator for ARM1136

AU - Suh, Hyo Joong

AU - Chung, Sung Woo

PY - 2005

Y1 - 2005

N2 - Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

AB - Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

UR - http://www.scopus.com/inward/record.url?scp=33744963754&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33744963754&partnerID=8YFLogxK

U2 - 10.1007/11596356_35

DO - 10.1007/11596356_35

M3 - Conference contribution

AN - SCOPUS:33744963754

SN - 3540308075

SN - 9783540308072

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 331

EP - 339

BT - Embedded and Ubiquitous Computing - International Conference EUC 2005, Proceedings

PB - Springer Verlag

T2 - International Conference on Embedded and Ubiquitous Computing, EUC 2005

Y2 - 6 December 2005 through 9 December 2005

ER -