An accurate architectural simulator for ARM1136

Hyo Joong Suh, Sung Woo Jung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages331-339
Number of pages9
Volume3824 LNCS
Publication statusPublished - 2005 Dec 1
Externally publishedYes
EventInternational Conference on Embedded and Ubiquitous Computing, EUC 2005 - Nagasaki, Japan
Duration: 2005 Dec 62005 Dec 9

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume3824 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

OtherInternational Conference on Embedded and Ubiquitous Computing, EUC 2005
CountryJapan
CityNagasaki
Period05/12/605/12/9

Fingerprint

Computer Systems
Simulator
Simulators
Cycle
Computer architecture
Computer Architecture
Simulation
Architecture
Evaluate
Model

ASJC Scopus subject areas

  • Biochemistry, Genetics and Molecular Biology(all)
  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Suh, H. J., & Jung, S. W. (2005). An accurate architectural simulator for ARM1136. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3824 LNCS, pp. 331-339). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3824 LNCS).

An accurate architectural simulator for ARM1136. / Suh, Hyo Joong; Jung, Sung Woo.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 3824 LNCS 2005. p. 331-339 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 3824 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Suh, HJ & Jung, SW 2005, An accurate architectural simulator for ARM1136. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 3824 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 3824 LNCS, pp. 331-339, International Conference on Embedded and Ubiquitous Computing, EUC 2005, Nagasaki, Japan, 05/12/6.
Suh HJ, Jung SW. An accurate architectural simulator for ARM1136. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 3824 LNCS. 2005. p. 331-339. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
Suh, Hyo Joong ; Jung, Sung Woo. / An accurate architectural simulator for ARM1136. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 3824 LNCS 2005. pp. 331-339 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{c6581d513aad4992ab7b2d8f10889c20,
title = "An accurate architectural simulator for ARM1136",
abstract = "Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19{\%}, on average, which is large enough to mislead the impact of architecture improvements.",
author = "Suh, {Hyo Joong} and Jung, {Sung Woo}",
year = "2005",
month = "12",
day = "1",
language = "English",
isbn = "3540308075",
volume = "3824 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "331--339",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - An accurate architectural simulator for ARM1136

AU - Suh, Hyo Joong

AU - Jung, Sung Woo

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

AB - Cycle-accurate simulators are basic tools to evaluate performance improvements of computer architecture. Before confirming of the architecture improvements using cycle-accurate simulation, the simulator itself should be validated. However, off-the-shelf processors have been continuously improved, though the cycle-accurate simulators were not reflected the improved features. Simulation results show that the difference between the IPC (Instruction Per Cycle) of the modified model for ARM1136 (Sim-ARM1136) and the IPC of the original model for ARM7 (Sim-Outorder) is 19%, on average, which is large enough to mislead the impact of architecture improvements.

UR - http://www.scopus.com/inward/record.url?scp=33744963754&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33744963754&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33744963754

SN - 3540308075

SN - 9783540308072

VL - 3824 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 331

EP - 339

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -